From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C25CBA0C41; Sun, 12 Sep 2021 18:37:33 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4E01F410F1; Sun, 12 Sep 2021 18:37:22 +0200 (CEST) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2043.outbound.protection.outlook.com [40.107.93.43]) by mails.dpdk.org (Postfix) with ESMTP id CC6BF4003D for ; Sun, 12 Sep 2021 18:37:18 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AyjrHaSMScfuFA8Q6+AaeYcEqwizs5ERXHjgZWYmzB1YlQNSNHft1UR55X8frcR+ZATGWfut6XOOuNnZznIofE5c+3FT+JArZBzN3kxIy+QklPyZPY2n5iK6umileTmV8HqYueDv5M5vNCBYp1Fep02Kr4Q1stWcMvYNPMwt8ELdN7Iaw9ac7XRfLVzVCAP3bUYnftyypqRdaVr0L7IAASvlqtGzqsJ3u+vmMWafg5hIb5ATstD+9Q6vobxvX/L8WhkKBJaUXeeveiFP/zqYDltQEy2RuIQWW/KfIgtGpkR1YuBg4rF31JFD3M3bvKo9Wsx5Rh2TswuJHnv66bV+xA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=ADQFfdUeAwezZJDrKsIxAaWESDu93guavamanhLx6SQ=; b=m7ItsUU06PBFXdRYK0omqRgQC3FetZGRGoX/gs7Penj5wRdMOgIaVZa/UzdDeg24RJaEOwoF3Fv8Fsmvi6aDFZDus/js59nVMg2ugZBe60npqcB1e14k/793m2AYwwq0aHspWbOaLjTYnYI2geL5drzm1SRdtX36WdMUWfzwPZEXUxR9pCtQSeTSy+OYJFSYHXzkp0+i961JctD/1p+Wxy5oqAoFp4N0JynHZdOBYMjai96tMRLYPPo7IJqnb+8Py99qsrXVRES8nUZa5z7nprS5yfKJiBOyjZ21Dy4KqaYiidWOkwTQfErfrl8FaIV8X6QtLGBwyhlMGalomjKvnw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.36) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ADQFfdUeAwezZJDrKsIxAaWESDu93guavamanhLx6SQ=; b=F0U8GKjA7pZIJBGC46WNUQ1D0AQ3icaLzZ7/eUP0LejQagzdoXVEy0FQLTkWaopQ9KzjeMy3B9r+EsRah4zlLRx8N0G36FY5N3p2rmdh9kWNcQ5V5XxJnWPtiEUTqytTP6jJg7YF8GCzy37qsdUQI/IRkKhlb0SgF1g5FH9Z8v1RMnPbiVGMc1qXOnYtCOQZetvz8g9xNdpxsPPsADutRlv7TJZCHqAPB04Xmz+kGSfpnhe1kHjb6JhsMi1vDMPJ9Drs1v6ovO4CbU0GIJbz1VKIULnuW8SGx13U/rOyAjbqnzn/eaAGlfyNNWdems6d1FDC71SbSrAesFkpmQWRZw== Received: from DM5PR16CA0024.namprd16.prod.outlook.com (2603:10b6:3:c0::34) by MN2PR12MB4255.namprd12.prod.outlook.com (2603:10b6:208:198::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.16; Sun, 12 Sep 2021 16:37:17 +0000 Received: from DM6NAM11FT045.eop-nam11.prod.protection.outlook.com (2603:10b6:3:c0:cafe::d1) by DM5PR16CA0024.outlook.office365.com (2603:10b6:3:c0::34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Sun, 12 Sep 2021 16:37:17 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.36) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.36 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.36; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.36) by DM6NAM11FT045.mail.protection.outlook.com (10.13.173.123) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4500.14 via Frontend Transport; Sun, 12 Sep 2021 16:37:16 +0000 Received: from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 12 Sep 2021 16:37:16 +0000 Received: from nvidia.com (172.20.187.6) by DRHQMAIL107.nvidia.com (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 12 Sep 2021 16:37:15 +0000 From: Raja Zidane To: Date: Sun, 12 Sep 2021 16:36:49 +0000 Message-ID: <20210912163652.24983-3-rzidane@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210912163652.24983-1-rzidane@nvidia.com> References: <20210903142157.25617-2-rzidane@nvidia.com> <20210912163652.24983-1-rzidane@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To DRHQMAIL107.nvidia.com (10.27.9.16) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 51569900-209e-420e-b327-08d9760b9544 X-MS-TrafficTypeDiagnostic: MN2PR12MB4255: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:751; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: jL1WnxFCfii/UQlhnt6XimXyi477WX9iACkbg1YYhNJ/9wNvU92Cd2MqWtrJ/gf9j6YrHxAQbJxgB7eK7iKGIFEXLI5084hGjMGLlnsJgW/BjWdjHZruHRzE6nYtE1SrpG+Neo7OPepvZluaXdK0Hu0EuSxvNkI05tqnMRNpgcMGJwCssyhCwM6uPp3OxLd5lAF7r9Qp7gJyXTW42STgFViL80/rwuEu03taXcNd0/e5DqnK7xq9WbtuN0sO37/sDxa3DvaZDxTciabZUSQOLog0GmSrDXAoHEyLs9xSdux44q6DYLwEJVdKXZiCi+iz7uazxy9++dZ71Vd4qPcBUvo35jREIxeXdJGj0xq+eC+u6gKzlQutH3s8Py+TWcQN1rQz5eRKLthKrJn+hrKXr9DfyBMxUPmcSiX4p1pCCZybJIE/wHm6aOxFbjVZ1bbVjyYNPttJQhyXw7lJ6EhF97eDiTbde1PxGDzxC2JTrJBk4x7rpYnw4V/pm+B8qwt6L8pByD2CzwxlpDpqAlWOEB7xTl2je/PTY81WC1DA70cL9n+2H8PQ7Y/5UzQfXoJcExp2nJudxI+bsqRLybYgptEjV4Ugcf6b6nVks+qDAK7welchMvBz7j3zKYbTDVemEnvTH80QkMhjiDM71l2Ii53AhkeA3q3aqBR+hYsirwsVTA3Dp3hBYh2duhdBa2a70dYg77nZEPI3blgZh8BFJQ== X-Forefront-Antispam-Report: CIP:216.228.112.36; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid05.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(7636003)(26005)(8936002)(186003)(70586007)(6286002)(2906002)(16526019)(356005)(36860700001)(70206006)(5660300002)(36906005)(82310400003)(1076003)(316002)(6666004)(426003)(336012)(8676002)(36756003)(2616005)(86362001)(83380400001)(6916009)(508600001)(7696005)(47076005)(55016002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Sep 2021 16:37:16.9528 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 51569900-209e-420e-b327-08d9760b9544 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.36]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT045.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4255 Subject: [dpdk-dev] [PATCH V2 2/5] common/mlx5: update new MMO HCA capabilities X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" New MMO HCA capabilities were added and others were renamed. Align hca capabilities with new prm. Add support in devx interface for changes in HCA capabilities. Signed-off-by: Raja Zidane Acked-by: Matan Azrad --- drivers/common/mlx5/mlx5_devx_cmds.c | 15 ++++++++++++--- drivers/common/mlx5/mlx5_devx_cmds.h | 11 ++++++++--- drivers/common/mlx5/mlx5_prm.h | 20 ++++++++++++++------ 3 files changed, 34 insertions(+), 12 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index ac554cca05..00c78b1288 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -858,9 +858,18 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, attr->log_max_srq_sz = MLX5_GET(cmd_hca_cap, hcattr, log_max_srq_sz); attr->reg_c_preserve = MLX5_GET(cmd_hca_cap, hcattr, reg_c_preserve); - attr->mmo_dma_en = MLX5_GET(cmd_hca_cap, hcattr, dma_mmo); - attr->mmo_compress_en = MLX5_GET(cmd_hca_cap, hcattr, compress); - attr->mmo_decompress_en = MLX5_GET(cmd_hca_cap, hcattr, decompress); + attr->mmo_regex_qp_en = MLX5_GET(cmd_hca_cap, hcattr, regexp_mmo_qp); + attr->mmo_regex_sq_en = MLX5_GET(cmd_hca_cap, hcattr, regexp_mmo_sq); + attr->mmo_dma_sq_en = MLX5_GET(cmd_hca_cap, hcattr, dma_mmo_sq); + attr->mmo_compress_sq_en = MLX5_GET(cmd_hca_cap, hcattr, + compress_mmo_sq); + attr->mmo_decompress_sq_en = MLX5_GET(cmd_hca_cap, hcattr, + decompress_mmo_sq); + attr->mmo_dma_qp_en = MLX5_GET(cmd_hca_cap, hcattr, dma_mmo_qp); + attr->mmo_compress_qp_en = MLX5_GET(cmd_hca_cap, hcattr, + compress_mmo_qp); + attr->mmo_decompress_qp_en = MLX5_GET(cmd_hca_cap, hcattr, + decompress_mmo_qp); attr->compress_min_block_size = MLX5_GET(cmd_hca_cap, hcattr, compress_min_block_size); attr->log_max_mmo_dma = MLX5_GET(cmd_hca_cap, hcattr, log_dma_mmo_size); diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index c071629904..b21df0fd9b 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -173,9 +173,14 @@ struct mlx5_hca_attr { uint32_t log_max_srq; uint32_t log_max_srq_sz; uint32_t rss_ind_tbl_cap; - uint32_t mmo_dma_en:1; - uint32_t mmo_compress_en:1; - uint32_t mmo_decompress_en:1; + uint32_t mmo_dma_sq_en:1; + uint32_t mmo_compress_sq_en:1; + uint32_t mmo_decompress_sq_en:1; + uint32_t mmo_dma_qp_en:1; + uint32_t mmo_compress_qp_en:1; + uint32_t mmo_decompress_qp_en:1; + uint32_t mmo_regex_qp_en:1; + uint32_t mmo_regex_sq_en:1; uint32_t compress_min_block_size:4; uint32_t log_max_mmo_dma:5; uint32_t log_max_mmo_compress:5; diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index d361bcf90e..070c538c8c 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -1386,10 +1386,10 @@ struct mlx5_ifc_cmd_hca_cap_bits { u8 rtr2rts_qp_counters_set_id[0x1]; u8 rts2rts_udp_sport[0x1]; u8 rts2rts_lag_tx_port_affinity[0x1]; - u8 dma_mmo[0x1]; + u8 dma_mmo_sq[0x1]; u8 compress_min_block_size[0x4]; - u8 compress[0x1]; - u8 decompress[0x1]; + u8 compress_mmo_sq[0x1]; + u8 decompress_mmo_sq[0x1]; u8 log_max_ra_res_qp[0x6]; u8 end_pad[0x1]; u8 cc_query_allowed[0x1]; @@ -1519,7 +1519,9 @@ struct mlx5_ifc_cmd_hca_cap_bits { u8 num_lag_ports[0x4]; u8 reserved_at_280[0x10]; u8 max_wqe_sz_sq[0x10]; - u8 reserved_at_2a0[0x10]; + u8 reserved_at_2a0[0xe]; + u8 regexp_mmo_sq[0x1]; + u8 reserved_at_2b0[0x1]; u8 max_wqe_sz_rq[0x10]; u8 max_flow_counter_31_16[0x10]; u8 max_wqe_sz_sq_dc[0x10]; @@ -1632,7 +1634,12 @@ struct mlx5_ifc_cmd_hca_cap_bits { u8 num_vhca_ports[0x8]; u8 reserved_at_618[0x6]; u8 sw_owner_id[0x1]; - u8 reserved_at_61f[0x1e1]; + u8 reserved_at_61f[0x109]; + u8 dma_mmo_qp[0x1]; + u8 regexp_mmo_qp[0x1]; + u8 compress_mmo_qp[0x1]; + u8 decompress_mmo_qp[0x1]; + u8 reserved_at_624[0xd4]; }; struct mlx5_ifc_qos_cap_bits { @@ -3244,7 +3251,8 @@ struct mlx5_ifc_create_qp_in_bits { u8 uid[0x10]; u8 reserved_at_20[0x10]; u8 op_mod[0x10]; - u8 reserved_at_40[0x40]; + u8 qpc_ext[0x1]; + u8 reserved_at_41[0x3f]; u8 opt_param_mask[0x20]; u8 reserved_at_a0[0x20]; struct mlx5_ifc_qpc_bits qpc; -- 2.17.1