From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C098CA0547; Sun, 17 Oct 2021 11:42:18 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7D815410FF; Sun, 17 Oct 2021 11:42:14 +0200 (CEST) Received: from NAM04-BN8-obe.outbound.protection.outlook.com (mail-bn8nam08on2053.outbound.protection.outlook.com [40.107.100.53]) by mails.dpdk.org (Postfix) with ESMTP id 4E2D4410FF for ; Sun, 17 Oct 2021 11:42:12 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Qgw07S062JNZ1UnIQcNgsAmifhCNr+L1ZgUg5f+2SyI70+VyhfZM0q54MAi3FphuiIwgiTklxHjZjwHFNzMVVfFe5p0qRunlIQUCqMfKnFqGJgmz1V8s1gLZWMzHqt2Ss5nUeLUDfC/gknML8evcv4c973yUcNLxKy5nqzC3cpXKPAd580MY2qxHNYW+C+rgxh71vx9DFO5tjA3GrN4r6J4GOBWMt3tPooNT1/EOrdEym8UVCHAGqqcnah6X+/PYhgDrJdwz8N2EIAl8oxNLRDg19MRclTsDO/Nv4bdj+AiUPo5R5WiVLXP01OH7cpqHEbDFAsyev5Jul/v0OY+nhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/R0s6Kia0DoGxzQoJL7VyQwUU/3bjx1Nl4MUHixxt9w=; b=dtMNZeDkD5/1ZQhrolDbWLRc1vMPbtYsrDQGCRaSGTdlvN0ojE6ZRAWbrhUSKLa05vrpVe3ReSnQKs84FK4mopuJLSxt1WlC+PJB2VjOSWsR0ZvxdeCBYYdJBQIFPrwzXPm1cBhx1giFTYTbx+qtoLLYkl4N8Z2E71fG2Aw8cahZlz8zEt6pVTG41rZWHCgc0iT+L1aa348d2z7OXj+0UaXTbylR0R+MwSo09Z8Xn/R6g99CzqgwiOZA85//c1lodoLNcre46ELZ04/WmuIOhPIFXsCTvDaLIvTXLKYrLN02OW4LzAW0uAbqBnPPs8iLlD/i7/67CZDpZrEcqbBiKg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/R0s6Kia0DoGxzQoJL7VyQwUU/3bjx1Nl4MUHixxt9w=; b=hoRMAC6gFgOy2HWOvUZTGCN9/3FmrC/hh/G/z76ULVZHyamXm23AByDGPW4YOn4yM/PTuIgZojikktvwaHphEpOR2mY5dwEMqrg89ffSXljU6cJxP2EiDC7wskTNs8r3q84Xpn0KrKewDmWBFahPkRt0lQIDsJVnz+I/QYgfTS2uqLWj987zdI2CqRx/bD8ZtCUgwhOSGlx3FDAyXrj99hpl/fZkhEZkE9iGmMacUAt41anMZinkaH0O7WuzXfBQi93Z1QNFK/LtHXBTC17RJe2Azd2ciyIiLu0EDrRpcb+HKn1OEQcTagiDE5gyLecDuJBdvU27r59bz4frnlBwDA== Received: from BN0PR04CA0006.namprd04.prod.outlook.com (2603:10b6:408:ee::11) by MN2PR12MB4144.namprd12.prod.outlook.com (2603:10b6:208:15f::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4608.17; Sun, 17 Oct 2021 09:42:11 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:ee:cafe::ce) by BN0PR04CA0006.outlook.office365.com (2603:10b6:408:ee::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4608.17 via Frontend Transport; Sun, 17 Oct 2021 09:42:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed) header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4608.15 via Frontend Transport; Sun, 17 Oct 2021 09:42:10 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 17 Oct 2021 09:42:08 +0000 From: Tal Shnaiderman To: CC: , , , , , , , Date: Sun, 17 Oct 2021 12:41:29 +0300 Message-ID: <20211017094133.18988-4-talshn@nvidia.com> X-Mailer: git-send-email 2.16.1.windows.4 In-Reply-To: <20211017094133.18988-1-talshn@nvidia.com> References: <20211017094133.18988-1-talshn@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: d84fdbfc-27cc-46d4-b4b1-08d991526491 X-MS-TrafficTypeDiagnostic: MN2PR12MB4144: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:551; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IGuO4r4YjNo5vSir1FoiEcpE+og53qEQI88ohIEy/1dE0g+6NY/FSs6xy+sWMB7XqzasRkMwTnU25O4OwvFHlV5O17ah3fHYSMPK9K+Rh0UGGmyWZZ9145PgxXSqj77wJaxcBsEL4Nl+OMFQN6wFIuk/ZEUFHHQ/+4F0pkz9pZEfzjco4aqKXiwqdwyN5Dw9tgylEJ9cNcNwwa6AEtEaiNe0pimUGrZ6Qmy3tlgP5BC93ZlBx+iqoiSOakb/jL+BqVriheFLLYJorhYuZYMnVkZuvzHfRKHkhLUo/Pc0eNpuJkTaSFcTD29JDcQ+eYQJsWOaveykcqK2BX16N6K2lbur1PjhKiTkWahb+pScmMRW3YFbKTvJSE+GcucISOlBNMt9JrQDA13OhATW8ev0HINlY+s5W3Uigpo4B93oOa5dfZvn0a2OfCv3VjZRbAC91+w/7UW7oDa9Cw+QNPPSsJu3wTIRL1100XAPO8wbZdH09shNY9PxQmZsRFEGsTYtFcfpz6u38zIX2i4GEVLHF/ZSbpqo9RuJdBgQuOicwp0g4MPPYm2xMhPNZfZZdVSBSVWH7kUi3jNR5OdQj68CodqcgCHTOtV2ZzHo9xtx7RKX4w9vC6PWEVoo1weFReYjWh7Ddc4+bLi2flHfbiQo0J9K29RG8m6mpfPxyBBcEgXFKb5Xb4WilQVcsR+3j3lnUr9Bih3aGvqOmTpsMzKrhA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(70586007)(4326008)(26005)(70206006)(6286002)(86362001)(356005)(7696005)(47076005)(8676002)(336012)(8936002)(107886003)(82310400003)(316002)(6916009)(508600001)(2616005)(54906003)(5660300002)(16526019)(426003)(36906005)(36860700001)(1076003)(186003)(55016002)(6666004)(36756003)(2906002)(7636003)(83380400001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Oct 2021 09:42:10.8643 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d84fdbfc-27cc-46d4-b4b1-08d991526491 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4144 Subject: [dpdk-dev] [PATCH v2 3/6] crypto/mlx5: use OS agnostic functions for UMEM operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" use the functions mlx5_os_umem_reg, mlx5_os_umem_dereg mlx5_os_get_umem_id instead of the glue functions to support UMEM operations on all OSs. Signed-off-by: Tal Shnaiderman Acked-by: Matan Azrad --- drivers/crypto/mlx5/mlx5_crypto.c | 8 ++++---- drivers/crypto/mlx5/mlx5_crypto.h | 2 +- 2 files changed, 5 insertions(+), 5 deletions(-) diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c index 791bec03f9..11cbc78586 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.c +++ b/drivers/crypto/mlx5/mlx5_crypto.c @@ -272,7 +272,7 @@ mlx5_crypto_qp_release(struct mlx5_crypto_qp *qp) if (qp->qp_obj != NULL) claim_zero(mlx5_devx_cmd_destroy(qp->qp_obj)); if (qp->umem_obj != NULL) - claim_zero(mlx5_glue->devx_umem_dereg(qp->umem_obj)); + claim_zero(mlx5_os_umem_dereg(qp->umem_obj)); if (qp->umem_buf != NULL) rte_free(qp->umem_buf); mlx5_mr_btree_free(&qp->mr_ctrl.cache_bh); @@ -671,7 +671,7 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, rte_errno = ENOMEM; goto error; } - qp->umem_obj = mlx5_glue->devx_umem_reg(priv->cdev->ctx, + qp->umem_obj = mlx5_os_umem_reg(priv->cdev->ctx, (void *)(uintptr_t)qp->umem_buf, umem_size, IBV_ACCESS_LOCAL_WRITE); @@ -693,9 +693,9 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, attr.rq_size = 0; attr.sq_size = RTE_BIT32(log_nb_desc); attr.dbr_umem_valid = 1; - attr.wq_umem_id = qp->umem_obj->umem_id; + attr.wq_umem_id = mlx5_os_get_umem_id(qp->umem_obj); attr.wq_umem_offset = 0; - attr.dbr_umem_id = qp->umem_obj->umem_id; + attr.dbr_umem_id = mlx5_os_get_umem_id(qp->umem_obj); attr.ts_format = mlx5_ts_format_conv(priv->cdev->config.hca_attr.qp_ts_format); attr.dbr_address = RTE_BIT64(log_nb_desc) * priv->wqe_set_size; diff --git a/drivers/crypto/mlx5/mlx5_crypto.h b/drivers/crypto/mlx5/mlx5_crypto.h index 09acc85a56..ef0f383b52 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.h +++ b/drivers/crypto/mlx5/mlx5_crypto.h @@ -42,7 +42,7 @@ struct mlx5_crypto_qp { struct mlx5_devx_cq cq_obj; struct mlx5_devx_obj *qp_obj; struct rte_cryptodev_stats stats; - struct mlx5dv_devx_umem *umem_obj; + void *umem_obj; void *umem_buf; volatile uint32_t *db_rec; struct rte_crypto_op **ops; -- 2.16.1.windows.4