From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id 0F25AA0548;
Sun, 28 Nov 2021 16:46:33 +0100 (CET)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 551DB42775;
Sun, 28 Nov 2021 16:46:17 +0100 (CET)
Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com
[67.231.148.174])
by mails.dpdk.org (Postfix) with ESMTP id 8ECEC42765
for <dev@dpdk.org>; Sun, 28 Nov 2021 16:46:13 +0100 (CET)
Received: from pps.filterd (m0045849.ppops.net [127.0.0.1])
by mx0a-0016f401.pphosted.com (8.16.1.2/8.16.1.2) with ESMTP id 1ASB5EFC021039;
Sun, 28 Nov 2021 07:46:12 -0800
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-transfer-encoding : content-type; s=pfpt0220;
bh=QotEOaZQG2ChvN+vW+KkzXs9G1ZLoyfYlYVwxcYKaqo=;
b=WJYBPUGnIjgc2Pmv5i7gzAvMKGOx68GnMNzk3cYsC8ts5NHoafNZ5yzPjRsOs0LaLdU2
SBPwGnDXrK7UHVNo9pZklwnYOjqVZbDGin85NUW04Zn6jJwZP1TGVJFl0rKw8mY8SWqL
8+GRnwqrKxgKy/1++YAc9gPCeiabVW786LQRoLWZmhJDcYk8s34ImA3kWlrCo+9GlRzC
4ZVA7eBJlpgzE7mU03+tma3S9/11UHpSSr/RuSltBJvW+Af7RB0urOZnwPYVySUjb9uZ
4IrOIwerwfTV4Dmgp1LTEecwrRO/ou2htLgmlEijg/8WIJQk4VXL5QCrXer82cv5gR1u Mg==
Received: from dc5-exch01.marvell.com ([199.233.59.181])
by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3ckjwvb4gb-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);
Sun, 28 Nov 2021 07:46:12 -0800
Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com
(10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;
Sun, 28 Nov 2021 07:46:11 -0800
Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com
(10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend
Transport; Sun, 28 Nov 2021 07:46:11 -0800
Received: from localhost.localdomain (unknown [10.28.34.39])
by maili.marvell.com (Postfix) with ESMTP id DE86E3F70B6;
Sun, 28 Nov 2021 07:46:09 -0800 (PST)
From: Tomasz Duszynski <tduszynski@marvell.com>
To: <dev@dpdk.org>
CC: <jerinj@marvell.com>, <stephen@networkplumber.org>, Tomasz Duszynski
<tduszynski@marvell.com>
Subject: [PATCH v2 04/10] raw/cnxk_gpio: support queue setup
Date: Sun, 28 Nov 2021 16:44:36 +0100
Message-ID: <20211128154442.4029049-5-tduszynski@marvell.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20211128154442.4029049-1-tduszynski@marvell.com>
References: <20211117002155.293267-1-tduszynski@marvell.com>
<20211128154442.4029049-1-tduszynski@marvell.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Proofpoint-ORIG-GUID: -5urEQCcuOENo-L_-P5va3cMSMTMIFZY
X-Proofpoint-GUID: -5urEQCcuOENo-L_-P5va3cMSMTMIFZY
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.205,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.0.607.475
definitions=2021-11-28_06,2021-11-28_01,2020-04-07_01
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Add support for queue setup.
Signed-off-by: Tomasz Duszynski <tduszynski@marvell.com>
---
drivers/raw/cnxk_gpio/cnxk_gpio.c | 80 +++++++++++++++++++++++++++++++
1 file changed, 80 insertions(+)
diff --git a/drivers/raw/cnxk_gpio/cnxk_gpio.c b/drivers/raw/cnxk_gpio/cnxk_gpio.c
index 84be7f861e..98b5dd9cd8 100644
--- a/drivers/raw/cnxk_gpio/cnxk_gpio.c
+++ b/drivers/raw/cnxk_gpio/cnxk_gpio.c
@@ -134,6 +134,85 @@ cnxk_gpio_read_attr_int(char *attr, int *val)
return 0;
}
+static int
+cnxk_gpio_write_attr(const char *attr, const char *val)
+{
+ FILE *fp;
+ int ret;
+
+ if (!val)
+ return -EINVAL;
+
+ fp = fopen(attr, "w");
+ if (!fp)
+ return -errno;
+
+ ret = fprintf(fp, "%s", val);
+ if (ret < 0) {
+ fclose(fp);
+ return ret;
+ }
+
+ ret = fclose(fp);
+ if (ret)
+ return -errno;
+
+ return 0;
+}
+
+static int
+cnxk_gpio_write_attr_int(const char *attr, int val)
+{
+ char buf[CNXK_GPIO_BUFSZ];
+
+ snprintf(buf, sizeof(buf), "%d", val);
+
+ return cnxk_gpio_write_attr(attr, buf);
+}
+
+static struct cnxk_gpio *
+cnxk_gpio_lookup(struct cnxk_gpiochip *gpiochip, uint16_t queue)
+{
+ if (queue >= gpiochip->num_gpios)
+ return NULL;
+
+ return gpiochip->gpios[queue];
+}
+
+static int
+cnxk_gpio_queue_setup(struct rte_rawdev *dev, uint16_t queue_id,
+ rte_rawdev_obj_t queue_conf, size_t queue_conf_size)
+{
+ struct cnxk_gpiochip *gpiochip = dev->dev_private;
+ char buf[CNXK_GPIO_BUFSZ];
+ struct cnxk_gpio *gpio;
+ int ret;
+
+ RTE_SET_USED(queue_conf);
+ RTE_SET_USED(queue_conf_size);
+
+ gpio = cnxk_gpio_lookup(gpiochip, queue_id);
+ if (gpio)
+ return -EEXIST;
+
+ gpio = rte_zmalloc(NULL, sizeof(*gpio), 0);
+ if (!gpio)
+ return -ENOMEM;
+ gpio->num = queue_id + gpiochip->base;
+ gpio->gpiochip = gpiochip;
+
+ snprintf(buf, sizeof(buf), "%s/export", CNXK_GPIO_CLASS_PATH);
+ ret = cnxk_gpio_write_attr_int(buf, gpio->num);
+ if (ret) {
+ rte_free(gpio);
+ return ret;
+ }
+
+ gpiochip->gpios[queue_id] = gpio;
+
+ return 0;
+}
+
static int
cnxk_gpio_queue_def_conf(struct rte_rawdev *dev, uint16_t queue_id,
rte_rawdev_obj_t queue_conf, size_t queue_conf_size)
@@ -163,6 +242,7 @@ cnxk_gpio_queue_count(struct rte_rawdev *dev)
static const struct rte_rawdev_ops cnxk_gpio_rawdev_ops = {
.queue_def_conf = cnxk_gpio_queue_def_conf,
.queue_count = cnxk_gpio_queue_count,
+ .queue_setup = cnxk_gpio_queue_setup,
};
static int
--
2.25.1