From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 850B1A0032; Sat, 18 Jun 2022 10:48:53 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E643A4282D; Sat, 18 Jun 2022 10:48:42 +0200 (CEST) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2087.outbound.protection.outlook.com [40.107.244.87]) by mails.dpdk.org (Postfix) with ESMTP id 40EFC40E2D for ; Sat, 18 Jun 2022 10:48:40 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=S2fr76p/zjja49uKx8hzkCoKkTcId+jZLR5kKud+TbONeoTFyg4QUvGnLnluG27sin7Hv3a7CS0wJhq8bz6zA3zlWF1p/OwV3gCxZoHVZ4RqkAoSZW40Gnb5nfQyYRyHooYfYSkVNQ+TyVlEaJjnKbFguVgoKcJOgxknSkr+y9ZR2NYxwIxldg+cf7doMIbGbPWPBHb+ZcLM9BhqDAxqUHn5BGoSTibU6FUCdTCi63Rp40fj8ZGAc478q2jQqfvmoWqQA/xiem0R0XVmuIjSL1z1rlxyruAFLZnz7DT4YjdFXQtl13xGFRQO9p9dQIybuAu3JSCktsi1kab9t0Nsaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=50BfKAa1kKs6Q8Ln/jiUW7Ihei5oVWhFE2NPYld6MYY=; b=CobXwyF5q+YGsr5Cjck4s7Zgkwr+mRnQj14e8hOdLGJfDVfott67d8EJZ3O290q5rE5+su6TPqAVBiUqjfgj+vdov3M4W70e2DV5OgtC5U/d13ot9CF89ltN3ULiU2eHHG5MlWtbHBmOk5iq/AxUGV67l3xMeCarL4FbFa7fzn9Rdsgdl8YvGHVwIxsHVif1ev0U/+gXFcTDqTg+DFIRFPTeZ4RO/snQGbSlGFrWDnfPjUFNWCuOZBQHzi5LRfdX1IDbVjuY+fnZpJtHJlbfootSoNRWz/WUd2w0+xv1Wn51Glpqzh6ghxBq7ajAu5APdiHnuyWlDFQaqiVsqXaTsw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.238) smtp.rcpttodomain=redhat.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=50BfKAa1kKs6Q8Ln/jiUW7Ihei5oVWhFE2NPYld6MYY=; b=DB1lB1WUkcj/PU11+4B0JO/KOgLO2c/kWeyefW3omcwrWWzvgj9lrzQEEtZhdnCMc2XdBMWs6vHVaoNC+lI0zsa4R9JvTRyL+Flhh4l9m7j8srykxnDQie2DxIjXso8FXrWQyOLiSYEjFJEq7ZchyZnjYLUwFVpKaf32+VRc2d+aqf+Pt8QKoJE+S880rRrWxJdwyM4R02vAJR+SCjFnz436sTgw0wtGvDkO/z+L+zZvpVUyM/hS40H6gFDdWuBszubk+/sg3oM4eIDXbeYnOKM1qa6oGBqvTr7L84pqS514LOUnF9ZXdR9i+Q9MVlOk6CQUDbJ1geiegi0P4cSluw== Received: from BN8PR04CA0035.namprd04.prod.outlook.com (2603:10b6:408:70::48) by MW3PR12MB4348.namprd12.prod.outlook.com (2603:10b6:303:5f::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.15; Sat, 18 Jun 2022 08:48:34 +0000 Received: from BN8NAM11FT017.eop-nam11.prod.protection.outlook.com (2603:10b6:408:70:cafe::24) by BN8PR04CA0035.outlook.office365.com (2603:10b6:408:70::48) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5332.16 via Frontend Transport; Sat, 18 Jun 2022 08:48:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.238) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.238 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.238; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (12.22.5.238) by BN8NAM11FT017.mail.protection.outlook.com (10.13.177.93) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.5353.14 via Frontend Transport; Sat, 18 Jun 2022 08:48:33 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL105.nvidia.com (10.27.9.14) with Microsoft SMTP Server (TLS) id 15.0.1497.32; Sat, 18 Jun 2022 08:48:32 +0000 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Sat, 18 Jun 2022 01:48:29 -0700 From: Li Zhang To: , , , CC: , , , , , Yajun Wu Subject: [PATCH v3 03/15] common/mlx5: add DevX API to move QP to reset state Date: Sat, 18 Jun 2022 11:47:53 +0300 Message-ID: <20220618084805.87315-4-lizh@nvidia.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20220618084805.87315-1-lizh@nvidia.com> References: <20220408075606.33056-1-lizh@nvidia.com> <20220618084805.87315-1-lizh@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ec907ba1-d98b-4256-b50a-08da51075385 X-MS-TrafficTypeDiagnostic: MW3PR12MB4348:EE_ X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: E6rfhD+biByy11WTjWTYqI2dt91ZBt1s1XCL62g6VeLGO9PttQKfvxygzvovxdRhCjRZnkycVX8nrehN8BC2xz9xHIdP+7KfqLzx+xEcTPgEx72toKmAjDavvkuVfu9vYB0zwIJaSJ/5Bn91LqNLJDsbKP2g2yKNNkokOUYI5wWb3QDI7qzyc9StUjQ5XZYQH9qneeLM8H4FsgSBwqDyQLccMPgdCTqeLpzSn1Z6FfEkgY3KMDOnTv0lAMhkAx/DdWE7VNoXznX3Hvy2d+tKxpTkeAY4FgdSz6W1Na53NG1HG4tIV9ivsjyohB91rMMN8d87eMJThdFYdoc2FsJRInfOpDBmuCgREGiZeMkaYfLZBaMbaRb0XPpyRWfFWIYWLKxZXO9P4eC8VABSJSbKSI9nabPn5A6NrmLsDSS8Cgl8knsoIvxuuFLf2grqqBDMx2f7miByLHUEktTJ5t1e0338+jQ25Rn/84FZQsEHh8aoWGJ89oND9O1sRE3vOvI6c4ioNz0sYfNA5I21hHvMs9hG+XjgtNLBU3ntv1PMdRsQydQXy9ZAGY5tF04qY3EyLleWQ4WmpSzP2ZFESvMNyLwNE8aldzQVIi9xvPe5oWCw6cgQ7iFovbpVVdXRhHSbF5utKvkVIS4nO2ZGT5uU9zCjnbCr19MHISSa6dCHesxuqxZeeuWeYNZ10Mn+isPhGuJzy3eSnO94ruCNG1VCng== X-Forefront-Antispam-Report: CIP:12.22.5.238; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230016)(4636009)(46966006)(40470700004)(36840700001)(6666004)(498600001)(36756003)(2906002)(26005)(40460700003)(316002)(70206006)(70586007)(8936002)(36860700001)(4326008)(55016003)(426003)(6286002)(5660300002)(336012)(47076005)(1076003)(8676002)(82310400005)(356005)(2616005)(54906003)(6636002)(186003)(7696005)(107886003)(110136005)(81166007)(16526019)(86362001)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jun 2022 08:48:33.2520 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ec907ba1-d98b-4256-b50a-08da51075385 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.238]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT017.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR12MB4348 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Yajun Wu Support set QP to RESET state. Signed-off-by: Yajun Wu Acked-by: Matan Azrad Reviewed-by: Maxime Coquelin --- drivers/common/mlx5/mlx5_devx_cmds.c | 7 +++++++ drivers/common/mlx5/mlx5_prm.h | 17 +++++++++++++++++ 2 files changed, 24 insertions(+) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index c6bdbc12bb..1d6d6578d6 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2264,11 +2264,13 @@ mlx5_devx_cmd_modify_qp_state(struct mlx5_devx_obj *qp, uint32_t qp_st_mod_op, uint32_t rst2init[MLX5_ST_SZ_DW(rst2init_qp_in)]; uint32_t init2rtr[MLX5_ST_SZ_DW(init2rtr_qp_in)]; uint32_t rtr2rts[MLX5_ST_SZ_DW(rtr2rts_qp_in)]; + uint32_t qp2rst[MLX5_ST_SZ_DW(2rst_qp_in)]; } in; union { uint32_t rst2init[MLX5_ST_SZ_DW(rst2init_qp_out)]; uint32_t init2rtr[MLX5_ST_SZ_DW(init2rtr_qp_out)]; uint32_t rtr2rts[MLX5_ST_SZ_DW(rtr2rts_qp_out)]; + uint32_t qp2rst[MLX5_ST_SZ_DW(2rst_qp_out)]; } out; void *qpc; int ret; @@ -2311,6 +2313,11 @@ mlx5_devx_cmd_modify_qp_state(struct mlx5_devx_obj *qp, uint32_t qp_st_mod_op, inlen = sizeof(in.rtr2rts); outlen = sizeof(out.rtr2rts); break; + case MLX5_CMD_OP_QP_2RST: + MLX5_SET(2rst_qp_in, &in, qpn, qp->id); + inlen = sizeof(in.qp2rst); + outlen = sizeof(out.qp2rst); + break; default: DRV_LOG(ERR, "Invalid or unsupported QP modify op %u.", qp_st_mod_op); diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index bc3e70a1d1..8a2f55c33e 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -3657,6 +3657,23 @@ struct mlx5_ifc_init2init_qp_in_bits { u8 reserved_at_800[0x80]; }; +struct mlx5_ifc_2rst_qp_out_bits { + u8 status[0x8]; + u8 reserved_at_8[0x18]; + u8 syndrome[0x20]; + u8 reserved_at_40[0x40]; +}; + +struct mlx5_ifc_2rst_qp_in_bits { + u8 opcode[0x10]; + u8 uid[0x10]; + u8 vhca_tunnel_id[0x10]; + u8 op_mod[0x10]; + u8 reserved_at_80[0x8]; + u8 qpn[0x18]; + u8 reserved_at_a0[0x20]; +}; + struct mlx5_ifc_dealloc_pd_out_bits { u8 status[0x8]; u8 reserved_0[0x18]; -- 2.31.1