From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 586D6A0032; Sat, 18 Jun 2022 11:03:42 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D95124282C; Sat, 18 Jun 2022 11:03:29 +0200 (CEST) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2066.outbound.protection.outlook.com [40.107.92.66]) by mails.dpdk.org (Postfix) with ESMTP id 7D7F84282C for ; Sat, 18 Jun 2022 11:03:28 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SJWz0rAhF5UeuAUDxtUSj4nrptUMjc+2K6gqt0sUQOssN57tWAgs7ONVLfZ9mcqBVyHSaFQL/+FP1dFdMH5wB+8CT4rLRqVpSUvA9UCvqsdJnGZP6afbvazxoM6AL/0R5i4RQM0ObEUWwq5tTo3SCRSXiWPyh4Hf78snwc5teAaPHudfUhj9w+bH0qdImvXNslz2Nrp1w4NXYvCebYDcZRBfKa4IOvoBueRgbHKK8CQX0KE6ScdEMfZjNtpys7V11X55X/kiX985iV6pNgQWMDBDN7Humz81NSqlS67uDhTpusIPD/3X8OThKIwE89XLU71yQJhorC/+fWeNx48uIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=50BfKAa1kKs6Q8Ln/jiUW7Ihei5oVWhFE2NPYld6MYY=; b=T0dXY7elGGKRcD6Tda8ydCo7/SBqKRUBoFUlSYNVxQMyFOb5ljopzhJMH88NMn/JY0mI8k7uvY310EHslJorUbgbK8eVuNS+gSxoKYjTXV5moOUdETiKfO+PlziJNu+4PQbfewpND9WQM8lCBQnMLjBa1ZLNtO76o7XUS/YZddD3S5rhQTEUb8pJikwO/P8PjMREhDKsqAVPvWaQX3sC4IjDE+snQyoy2N5c2VfPl8RTjoAId2rJhl9paJ46xgXfGDb14Tw4lM3j+NX+ii/ciXvYT+HK/ZQvwrrrDpN0BrDbvN1GcAaHFLf9mYUvbEl9BTn1ZxeariWOGD8nXAuv8A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.235) smtp.rcpttodomain=redhat.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=50BfKAa1kKs6Q8Ln/jiUW7Ihei5oVWhFE2NPYld6MYY=; b=OITqi2WTLuroBE26XdDgmmqL/KAvdiU41odkLSm7PNnUYKWfxb9A0wa4tJcXhmkAhbxpnAE2m0uGgifQTA81Hn9Nc48w/bPmAhxrsoe17/SlWma0U+D6TY7E6puQcIFlYZWF2ZmUCH2zzJ59CxA8bbabBz4OcE33I9gfpCIodLScvRaGlEgOx2sxDlN4B6Ex5i1DbqzXf7PZbjeVB388YWNBW1GWkydwR6wpyBtP2SNC0bUquOssnV/CsgibCBE/Rp3bTjL75VTGHo59vxdgsV0QqOld3pCJ0Te33tV7zoAGrIHqdb8s3fyqVRoYEGz4rqOphTAc6miXdZEsXXwxng== Received: from MWHPR04CA0041.namprd04.prod.outlook.com (2603:10b6:300:ee::27) by MN0PR12MB5713.namprd12.prod.outlook.com (2603:10b6:208:370::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.17; Sat, 18 Jun 2022 09:03:26 +0000 Received: from CO1NAM11FT004.eop-nam11.prod.protection.outlook.com (2603:10b6:300:ee:cafe::f0) by MWHPR04CA0041.outlook.office365.com (2603:10b6:300:ee::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.15 via Frontend Transport; Sat, 18 Jun 2022 09:03:26 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.235) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.235 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.235; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (12.22.5.235) by CO1NAM11FT004.mail.protection.outlook.com (10.13.175.89) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.5353.14 via Frontend Transport; Sat, 18 Jun 2022 09:03:26 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL107.nvidia.com (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.32; Sat, 18 Jun 2022 09:03:25 +0000 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Sat, 18 Jun 2022 02:03:22 -0700 From: Li Zhang To: , , , CC: , , , , , Yajun Wu Subject: [PATCH v4 03/15] common/mlx5: add DevX API to move QP to reset state Date: Sat, 18 Jun 2022 12:02:46 +0300 Message-ID: <20220618090258.91157-4-lizh@nvidia.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20220618090258.91157-1-lizh@nvidia.com> References: <20220408075606.33056-1-lizh@nvidia.com> <20220618090258.91157-1-lizh@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a81f132a-db5b-455f-3735-08da510967a1 X-MS-TrafficTypeDiagnostic: MN0PR12MB5713:EE_ X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Xw8ZvZCY5rcYXtZWjknJxD0+axtwaJb1loFJcvFe6ykcP3IzIWJvgskBjCg9uS5hDfULbRWU/qKWFKz4xLF31f1FNorgf/lceqiXOrglok+M3KlGIDpl6Q4NGvqZCTRTKd2NfKjl4+X+390p0K+sa8NvDaMtkKT0TMoI/5KqmVNOMa2zdCfA/NFc+M+/nWAtgmMYYqkYywzaKrXXUXyGg7jc/ux5dUXhUjYopPD55NqUxOS+61aJM7vd2veZk2ytme6qgqlUw2Q4FICRO5BQb+FK1c4swWxCilf8xRVkXvs6h/eocAg3DKfHkn+/4jyco/VxKLJfTYKAHPXU+XFY1ZNfIv/HL5Qf1AyOAe4rx4Jk/Q6wguqyTM1wEGuXCAkleNKIYvW8vjogMJ/wZ1IyUV3RgeHz6LofevyqSTe6b0GYSr4a3ah9A2/dUdmay5EwWsJ7y9oOqr69bA2mMLYztVDBj1xIkgKGv79cjYp9QXHivF7nXQZcWf5ERd2gvX4/ZYm8cKpzeSJcZZROhOlR2eMI99q7Wju3vtwumpuV5MLnRr/7EgXvgQ1g+AbvIt4+koCpBwkAV9xkAwY4mwuS8jvXVsTelb0sSIvN2rxZEPsqf83Zkgrcxja3PMJvG2IROGgsXZ3svRbUUtXe6GthqwhSPGE0ou8kOis4PjI4/PHPQc+5L492zktXMWZtemKsOgzcIrwrZ5j50wCEqRiVQA== X-Forefront-Antispam-Report: CIP:12.22.5.235; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230016)(4636009)(40470700004)(46966006)(36840700001)(107886003)(81166007)(16526019)(186003)(336012)(47076005)(426003)(1076003)(356005)(2616005)(82310400005)(86362001)(55016003)(36860700001)(8676002)(70206006)(5660300002)(8936002)(40460700003)(7696005)(2906002)(316002)(4326008)(6286002)(498600001)(26005)(70586007)(36756003)(6636002)(54906003)(110136005)(6666004)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jun 2022 09:03:26.0270 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a81f132a-db5b-455f-3735-08da510967a1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.235]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT004.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN0PR12MB5713 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Yajun Wu Support set QP to RESET state. Signed-off-by: Yajun Wu Acked-by: Matan Azrad Reviewed-by: Maxime Coquelin --- drivers/common/mlx5/mlx5_devx_cmds.c | 7 +++++++ drivers/common/mlx5/mlx5_prm.h | 17 +++++++++++++++++ 2 files changed, 24 insertions(+) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index c6bdbc12bb..1d6d6578d6 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2264,11 +2264,13 @@ mlx5_devx_cmd_modify_qp_state(struct mlx5_devx_obj *qp, uint32_t qp_st_mod_op, uint32_t rst2init[MLX5_ST_SZ_DW(rst2init_qp_in)]; uint32_t init2rtr[MLX5_ST_SZ_DW(init2rtr_qp_in)]; uint32_t rtr2rts[MLX5_ST_SZ_DW(rtr2rts_qp_in)]; + uint32_t qp2rst[MLX5_ST_SZ_DW(2rst_qp_in)]; } in; union { uint32_t rst2init[MLX5_ST_SZ_DW(rst2init_qp_out)]; uint32_t init2rtr[MLX5_ST_SZ_DW(init2rtr_qp_out)]; uint32_t rtr2rts[MLX5_ST_SZ_DW(rtr2rts_qp_out)]; + uint32_t qp2rst[MLX5_ST_SZ_DW(2rst_qp_out)]; } out; void *qpc; int ret; @@ -2311,6 +2313,11 @@ mlx5_devx_cmd_modify_qp_state(struct mlx5_devx_obj *qp, uint32_t qp_st_mod_op, inlen = sizeof(in.rtr2rts); outlen = sizeof(out.rtr2rts); break; + case MLX5_CMD_OP_QP_2RST: + MLX5_SET(2rst_qp_in, &in, qpn, qp->id); + inlen = sizeof(in.qp2rst); + outlen = sizeof(out.qp2rst); + break; default: DRV_LOG(ERR, "Invalid or unsupported QP modify op %u.", qp_st_mod_op); diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index bc3e70a1d1..8a2f55c33e 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -3657,6 +3657,23 @@ struct mlx5_ifc_init2init_qp_in_bits { u8 reserved_at_800[0x80]; }; +struct mlx5_ifc_2rst_qp_out_bits { + u8 status[0x8]; + u8 reserved_at_8[0x18]; + u8 syndrome[0x20]; + u8 reserved_at_40[0x40]; +}; + +struct mlx5_ifc_2rst_qp_in_bits { + u8 opcode[0x10]; + u8 uid[0x10]; + u8 vhca_tunnel_id[0x10]; + u8 op_mod[0x10]; + u8 reserved_at_80[0x8]; + u8 qpn[0x18]; + u8 reserved_at_a0[0x20]; +}; + struct mlx5_ifc_dealloc_pd_out_bits { u8 status[0x8]; u8 reserved_0[0x18]; -- 2.31.1