From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A92A041D3C; Wed, 22 Feb 2023 13:27:03 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1F5EB42FB4; Wed, 22 Feb 2023 13:27:03 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2047.outbound.protection.outlook.com [40.107.244.47]) by mails.dpdk.org (Postfix) with ESMTP id 70DF642F9A for ; Wed, 22 Feb 2023 13:26:59 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Fry/RUqfbiYV3I4F63iCDuWIV6IiaW3G6JBYp0OxVJm2pvcII9VAEBA+Q776nkmHrQS/5UzRttJ55BvNnVBCOO+ZSq8O7qLGFY8Tu8jTPCzHFk/6HB1lXiaBnkGRYb5ByWOXs9v2MNMfzGw/E4Wf0o9iM4u3KJuWqJl8ER0W25888rORUiviNbyBoctsH3FyfVxnzSRCkK3LOSkNaCiHuhm9K7BJLMeuyfaRvkt2SxXhuk81eK4zqD3XRGmZiDleA/yDVtEzxtl0cgCVuUk3EED3qcNcY7vPh+xSS8Z4lNCn54j/YPWjxdqhkRXQ9CoM6ViwW+s3xmbaOUQoQwgBFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2Nu8mA74zNgwtV1xOUzQ+EM7EkdBATeCRklBRbjJGfs=; b=ApaA6k5lSZuFjj4JfXzUgkzB1SU70GHaOLh30HEdntfSknGOmJ4r/o3J/0TAaxHFjyGSj4odgfNvx7Pm7hcHzwyU86KRXrrGYfTkfnWBSJC7dKYlp1pmXMDq5HYaT5xL9K8i5U138YNvkAB7W3PRn6mmzFjanOt7tleL1IQRdHW7ScPjtD+b1xrcukgZApi/hx/SnZ6eBOcfRl8fGyLm66e8fiaCh6d++yEiT9eKZLQKub2hm7oN4j/YqH2psjW9oyVsCdgYTDMQoAgOrARd1Qdhg71QkOFXSfannV3LiHw+yXF8s16XledJ/MrYxXhz8L4TYyeAHHTZu8/ZQqIm1Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2Nu8mA74zNgwtV1xOUzQ+EM7EkdBATeCRklBRbjJGfs=; b=A1h9aDj3vk2iupAmuWs9K8zeiqdmFQ9Da+E2447S2ws7BcXOxLZlfk4rltwrwYPSPaWBiDFErM9CUgBr82DGv2xr8F5jzg7q1dBETo1c3ZAORfrh6dj+BDY2Wz1sUfhNGst4hIEQVAtjMt+3QHR24GYKm3UrPP+BpmbutHZ/lwkYMSdDWQZvyzxA4zfsSnweVNHKy30jj6wKkUqV9g8ljlRkasHJ5KnyG72X2wZch7XAzH2MTphr5VIHd7Ka3U1klIT6mYAINZ+aPX7trEHyt1lo2pp91X4lurpyOrQyPP53Ipjc0/zWqfcWxTRsDTBwMQKmK8amyXk+D8OTG8MLHA== Received: from BN9PR03CA0572.namprd03.prod.outlook.com (2603:10b6:408:10d::7) by DM4PR12MB7696.namprd12.prod.outlook.com (2603:10b6:8:100::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.19; Wed, 22 Feb 2023 12:26:57 +0000 Received: from BN8NAM11FT033.eop-nam11.prod.protection.outlook.com (2603:10b6:408:10d:cafe::d1) by BN9PR03CA0572.outlook.office365.com (2603:10b6:408:10d::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.19 via Frontend Transport; Wed, 22 Feb 2023 12:26:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BN8NAM11FT033.mail.protection.outlook.com (10.13.177.149) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.19 via Frontend Transport; Wed, 22 Feb 2023 12:26:57 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Wed, 22 Feb 2023 04:26:48 -0800 Received: from nvidia.com (10.126.230.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Wed, 22 Feb 2023 04:26:46 -0800 From: Jiawei Wang To: , , Matan Azrad CC: , Subject: [PATCH v2 1/3] net/mlx5: add lag Rx port affinity in PRM Date: Wed, 22 Feb 2023 14:26:26 +0200 Message-ID: <20230222122628.29627-2-jiaweiw@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20230222122628.29627-1-jiaweiw@nvidia.com> References: <20230203052107.48293-1-jiaweiw@nvidia.com> <20230222122628.29627-1-jiaweiw@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.126.230.37] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT033:EE_|DM4PR12MB7696:EE_ X-MS-Office365-Filtering-Correlation-Id: c28b1295-b872-4a6b-891e-08db14d016ef X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7vMRF6yNm9QsjLKgvyiRnP6YqcRcNZxWdUrlkqFKzx5o0GTIMYGycZX9MI1IBMcdK5GIV93SdQRUMjPW3xV1aZo4Ar2G7p4BriYK6GMH+bqENNarpD0PiTdHHyDuXyYeMRgfvPVa/oN5PRNRkeG5o7otuOHLmh02dBzO6LEAkUezCYK7c06XBWZmv61f4NBjoHRnOjdOMPUXaKXnxQoMvF0JEVuKYDP0b2Ysu7ZCelHb+5tynig+SdLWLnTPvaIUpNBMyyvKmiPqas3lzQvF95f1JB+w3kBmgycR8OcT4quVHYpOPqKOqt6m7Vt8VP5SNdaFg7hU6dnApl6m3W0i4TJi0vPe5arPcwajXXgRxycT1O7rs0vkcgKSe9ef6mtKBKSyz1Js630FhNIFE3EjYIzIDEyEM0Rdpm+0er8s91Itqxt0aEypoV9StuNTQoYtsSJcte0722wuv/vHAQVs0Ewhn04RUQQtB0lPs8awGW9QN/u4K0x4Utep6bgeAUs/+s0jW8lGfh8DuouuSfbFZODhk0LG46A1q3JRKUpNrkEnuSIk0N87rwCo517D7WFJXU1NngLi4AQau4W5c7j0EAMHODUnlzH8XHt4Yuhkib+UWJDlFlQJXPfRed+4lAm5/6CgbjBJArjHlpyxWXZmPhGr/QKk7o/wKfmEPCS9Vjknqw0b0suSD1wSNu2k3W8/lha/GAApBIm26ZbmGJ/3jOtNRiJ0BqgcV+HUDzVEdx8= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230025)(4636009)(136003)(39860400002)(376002)(346002)(396003)(451199018)(40470700004)(36840700001)(46966006)(16526019)(6286002)(26005)(186003)(4326008)(70206006)(70586007)(8676002)(55016003)(40480700001)(5660300002)(83380400001)(8936002)(2616005)(107886003)(1076003)(6666004)(36756003)(7696005)(336012)(40460700003)(478600001)(426003)(47076005)(316002)(356005)(6636002)(41300700001)(54906003)(110136005)(86362001)(82740400003)(82310400005)(7636003)(36860700001)(2906002)(34020700004); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Feb 2023 12:26:57.1419 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c28b1295-b872-4a6b-891e-08db14d016ef X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT033.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB7696 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org This patch adds function to query hca capability via Devx for lag_rx_port_affinity. Signed-off-by: Jiawei Wang Acked-by: Viacheslav Ovsiienko --- drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++ drivers/common/mlx5/mlx5_devx_cmds.h | 1 + drivers/common/mlx5/mlx5_prm.h | 7 +++++-- drivers/net/mlx5/linux/mlx5_os.c | 4 ++++ drivers/net/mlx5/mlx5.h | 2 ++ 5 files changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index fb670950ef..bfc6e09eac 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -1163,6 +1163,9 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, attr->outer_ipv4_ihl = MLX5_GET (flow_table_nic_cap, hcattr, ft_field_support_2_nic_receive.outer_ipv4_ihl); + attr->lag_rx_port_affinity = MLX5_GET + (flow_table_nic_cap, hcattr, + ft_field_support_2_nic_receive.lag_rx_port_affinity); /* Query HCA offloads for Ethernet protocol. */ hcattr = mlx5_devx_get_hca_cap(ctx, in, out, &rc, MLX5_GET_HCA_CAP_OP_MOD_ETHERNET_OFFLOAD_CAPS | diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 6b5a6b8667..8e68eeaf37 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -293,6 +293,7 @@ struct mlx5_hca_attr { uint32_t flow_counter_access_aso:1; uint32_t flow_access_aso_opc_mod:8; uint32_t cross_vhca:1; + uint32_t lag_rx_port_affinity:1; }; /* LAG Context. */ diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 613cc6face..26a1f0717d 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -906,7 +906,8 @@ struct mlx5_ifc_fte_match_set_misc_bits { u8 vxlan_vni[0x18]; u8 reserved_at_b8[0x8]; u8 geneve_vni[0x18]; - u8 reserved_at_e4[0x6]; + u8 lag_rx_port_affinity[0x4]; + u8 reserved_at_e8[0x2]; u8 geneve_tlv_option_0_exist[0x1]; u8 geneve_oam[0x1]; u8 reserved_at_e0[0xc]; @@ -2069,7 +2070,9 @@ struct mlx5_ifc_ft_fields_support_bits { * Table 1872 - Flow Table Fields Supported 2 Format */ struct mlx5_ifc_ft_fields_support_2_bits { - u8 reserved_at_0[0xd]; + u8 reserved_at_0[0xa]; + u8 lag_rx_port_affinity[0x1]; + u8 reserved_at_c[0x2]; u8 hash_result[0x1]; u8 reserved_at_e[0x1]; u8 tunnel_header_2_3[0x1]; diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c index a71474c90a..60462da39d 100644 --- a/drivers/net/mlx5/linux/mlx5_os.c +++ b/drivers/net/mlx5/linux/mlx5_os.c @@ -1390,6 +1390,10 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev, DRV_LOG(DEBUG, "DV flow is not supported!"); } #endif + if (hca_attr->lag_rx_port_affinity) { + sh->lag_rx_port_affinity_en = 1; + DRV_LOG(DEBUG, "LAG Rx Port Affinity enabled"); + } } /* Process parameters and store port configuration on priv structure. */ err = mlx5_port_args_config(priv, mkvlist, &priv->config); diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index a766fb408e..32797008c1 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1386,6 +1386,8 @@ struct mlx5_dev_ctx_shared { uint32_t hws_tags:1; /* Check if tags info for HWS initialized. */ uint32_t shared_mark_enabled:1; /* If mark action is enabled on Rxqs (shared E-Switch domain). */ + uint32_t lag_rx_port_affinity_en:1; + /* lag_rx_port_affinity is supported. */ uint32_t hws_max_log_bulk_sz:5; /* Log of minimal HWS counters created hard coded. */ uint32_t hws_max_nb_counters; /* Maximal number for HWS counters. */ -- 2.18.1