From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9A4D945501; Wed, 26 Jun 2024 21:58:21 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0E87F40C35; Wed, 26 Jun 2024 21:56:29 +0200 (CEST) Received: from egress-ip42a.ess.de.barracuda.com (egress-ip42a.ess.de.barracuda.com [18.185.115.201]) by mails.dpdk.org (Postfix) with ESMTP id 7F92A40A79 for ; Wed, 26 Jun 2024 21:56:17 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2104.outbound.protection.outlook.com [104.47.18.104]) by mx-outbound14-103.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Wed, 26 Jun 2024 19:56:16 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DOCRqhVccAztaD40se4+/EGHLBnd7zQGZNO9TSqo5n9yHpEOa04uLInJpAt+gQZceYdKPWMBmw6EU8j1xk0feZ2ghONVTxKlIxNrKBX5yNrTKRlpr0L3U7myXfhCYnQ7cTg3xV0ss5fjPmFbVjI8fPeKqeAKLS9q0uBXfjiHNo+0DoQR+/hKlwwHvJSlOsQZ3Nxk+Xfrn5gDfDTDh72ovFfR58MhJsT5eWYii0w5Fzi1iXdXPY0BPHOr5Fl/41i1vtJ09V0X8m31mAKBtBulPS51gCEQWM8I8cTkWtmhp+g8n+f8PoX5+QBEPcGHIc4O/cvYtV9K6Vkr9565uDiP/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8gh6D9OmBmzdRMGreRh4tcZfTk6Yqd2yY4B/r2IdlB4=; b=DXTADk1YFAoN53r/tYLs1q6fDMZ4QEoiZS7FHwFWs1GLx21xZ4OPCzLYvozwhlfipcGi4S17ZdgPGv0qwOSyx7BpfD7vtc71MHw/Xqfp/vYGcOP1DRuYMuSn+zBGPvwQQTt950Afbmg/AA0uPUdobo6WWLPIDhq94p3H433zMNK5CWyu/lhRNlMmGaGDTDo8yJBAAeoF88HcE/VcfnM93KzirzLOKYDPqyMgN3LNSl9QuWyKQFkw9hguugXT6IOoU6aV4d4fYD/Ka1p9To9Xm6FSL8mcoHa8cEYNtLaGp0asJdClEaZT+ChFCrFzx29bpqHvC6VNT0+vWLgdTnbxTw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8gh6D9OmBmzdRMGreRh4tcZfTk6Yqd2yY4B/r2IdlB4=; b=T2XU1KZ7l8V2c7KZnHe6OemELspu5Ib+7MbEWYf04iFdmfYoRdZUIl/SgiErTX7fgdAeG7DWNGSjYSDSVEZXi8vPG1BiVhZ/UM5VtOn4LOfi0shV6tdAaSzCZiasBA+b66EGuDEpMuwx4XMbbVrr3IB0sL1DFYTdpJVNADDhtVE= Received: from AS4P250CA0028.EURP250.PROD.OUTLOOK.COM (2603:10a6:20b:5e3::16) by DB9P190MB1049.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:227::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7698.35; Wed, 26 Jun 2024 19:56:14 +0000 Received: from AMS0EPF000001AC.eurprd05.prod.outlook.com (2603:10a6:20b:5e3:cafe::26) by AS4P250CA0028.outlook.office365.com (2603:10a6:20b:5e3::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.22 via Frontend Transport; Wed, 26 Jun 2024 19:56:14 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001AC.mail.protection.outlook.com (10.167.16.152) with Microsoft SMTP Server id 15.20.7677.15 via Frontend Transport; Wed, 26 Jun 2024 19:56:14 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com Subject: [PATCH v4 21/23] net/ntnic: add GPIO PHY module Date: Wed, 26 Jun 2024 21:55:31 +0200 Message-ID: <20240626195545.1793419-21-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20240626195545.1793419-1-sil-plv@napatech.com> References: <20240530144929.4127931-1-sil-plv@napatech.com> <20240626195545.1793419-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001AC:EE_|DB9P190MB1049:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 2a2d36c0-ffb3-44e2-a729-08dc961a0926 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230038|1800799022|376012|82310400024|36860700011; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Z4GNfORzILgouVKn/4N6y3kTNb7DN02DkaY5gV1l9rf7SEmmPj3DsB0yeZCk?= =?us-ascii?Q?ACCffbDGy8+Hq7/OyGs0hxhb7hrSz0EPEu2KjYKdfpr3uhZd9Gpl8g9ADafD?= =?us-ascii?Q?WnRNj/Wjg7DncH0Kt1s6IKyxp13SQQhmfGmXk/90m3YBNhxLArJu4T37NPrH?= =?us-ascii?Q?Px+TV1gAY70H+ThidJiEX8IYxT1OGRFKPctz+mh0s/Tx7ZJ31fNYterd9J/7?= =?us-ascii?Q?6Hry3H1/k17aBEMrF9SgIICNq//3Uf2WDNEuveC+c0/MsdsW/Z6WgTYu1MS5?= =?us-ascii?Q?+GJlmBR8IilqMxwdg3cwQ66IPfcvr9QamJaQAWGW7UWCzft06ud09BL7f7Qk?= =?us-ascii?Q?QwP/h1ZI4QqgbqaEZZ/egPZXNMJwJjSoDyBmVEoLTJRbIYcANpCS9hyKSacy?= =?us-ascii?Q?FyWluHlmbkpVCc5TyMJSSEAeXBI/lnfe/wQOM/1fvwxkO8dTga0iwhdqssKL?= =?us-ascii?Q?gl1d50jHMDUUJuv9/Bx78siwyEksA3vwjkELc1Pg0QYnnS/tlaqWdWKT4L2u?= =?us-ascii?Q?xCMhDkxOpVQPdiCH0xb45eN5E0a/nvxmS7xM2LmvLWJe0/vyZeRcVHvTgkDt?= =?us-ascii?Q?AX0A5rvDSg1v3/XsnhDbqjSYG5v96igMaFiIEKoX7PNrQus2Ju3Ep32ZoPf1?= =?us-ascii?Q?Ptm94hwp6Sne9M/jln4tsndn5KktPiGVwR6zZbRFzPC+F3igem5OwgSFss6q?= =?us-ascii?Q?osAJAOWXoentbw/w6N3xog3UC2oPryHLBZ0mATCS8JAE3Hy8ifekeFr2hQoc?= =?us-ascii?Q?HViiUg7wcmh56gN1fjN5Uh7weQF2a/55koufqclszsJ+u8B2sY6ocHoge/TC?= =?us-ascii?Q?RBXBlczjTjjvUcRtpcGP0xXA8ko7xVyXSFwFdJlL/ZG4zzaIIzJiOF1ncZxx?= =?us-ascii?Q?5+XZQqpAhUwb0gLlSy0l+UH5bNsI8YWQqJyJi5IYi5pAYogqv5UovhVvuvT+?= =?us-ascii?Q?/k3TVV/4aZ2OTIju+o4z8gmziFp78KexufC76nD34WcLYoOITvMNZH2zu7Ii?= =?us-ascii?Q?ZzfC66EPSgO7M9UtMvH6eBGq4Pm2uZRh80ey/f3nbZQ5i8kHIUE1tkh7BbeR?= =?us-ascii?Q?AgphEYiPmohVW/d1xWD/+PhuKO5pgyj0o4h7w0RC1D1/oLx55mRiqFwN/Cro?= =?us-ascii?Q?4raUmwuJEykTvE4nF43W2fjUvHQ08yopBQqwRTbYYRae1JgQlWQV93t+E4Y5?= =?us-ascii?Q?EzXO0Vehv9bnyMdz+ebGIic1BAnfaxwVyyEeBSW+sEyCLhmGXjw5FpyIb8oO?= =?us-ascii?Q?O97F2Tcd2SZhmpd5enKgI6kfx2uRr5Y+H6UDj4uLwjLn1JndDeFFYCF0tzmj?= =?us-ascii?Q?WHb0z+MoxTAkKNjyl+Ub1Vku3DnEm+20vWAy32tnYvdneIzmTlnE4ynBePie?= =?us-ascii?Q?HnR3iXZKiwLeMW3AEOpDBukpeF1cfJ31zaiIfMuD5pMm2zzcefZz41nRFnrN?= =?us-ascii?Q?X01VfLSQ0pWpkMuOHjDlAoDF06B1ScB6?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230038)(1800799022)(376012)(82310400024)(36860700011); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: a59KFIP0onB/oNv+B55sHnYy83dTxw2uMDIpUO5sYv3nd5+EAUJ0QECD3qt1jVtX0dXoHpbvMwOsCP2WzNjIoFw/In9tBruEmiizHPI5vhWH7Q1hdSLLv37cepi1gunacTOMqNyfdcx749zRO2t6LpXr/Bzhbi2xefoJVcfArm/z7Ig0trbSUxwXh/wyhl0e9sO0X+Ms42M4xKfdLqqIUtgPSVYUJqMC6qg4aUfDRNZ98xH//XGQGDA296N2qh3oAibE+t238LmF3Wstgd94SqoiVXUofIZG70Nd+Nw9MCd/ID7FucioxzIIA2nKB7Y//yFFN2hM6MLGbUFvfqeUsm1gxnOkAjpKWuch/H+IaA+VV8CO9RY4U7BtmMMQD1WLuoYlTEI7ED8gLxyge1Po2hCIKwyLweYZxlz0OEuHT1Z3nvDvXItWGcpOFuZdYi29G8LkSgn1nOn6r+W8B9ZtpGMExdwcEiQqLogJia8kI8wasmHp3cZOldHnmwWazg/Trlpil9L0UZofARXZCZ4Gk5oS8kdMXKGr/dId4FLT7f3MxTdXwYfEuAxFx48Mp03445PJJoJAB1JmiA8gSkLx8iyvHgrsj0wk5M1JXw39e9zBYEAgRxeOcfwhBBeZFZahpHp5sPYAclo1iobfssPQig== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Jun 2024 19:56:14.5205 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2a2d36c0-ffb3-44e2-a729-08dc961a0926 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001AC.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9P190MB1049 X-BESS-ID: 1719431776-303687-15939-41611-1 X-BESS-VER: 2019.1_20240620.2317 X-BESS-Apparent-Source-IP: 104.47.18.104 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVoYmRhZmQGYGUNTSIC3JJDXN0N Q0MSkt2cgiySLVzCLFIMnUMC3F0jzNWKk2FgADKV3+QgAAAA== X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.257218 [from cloudscan11-42.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add GPIO API for comunication with NIM Signed-off-by: Serhii Iliushyk --- drivers/net/ntnic/include/nt4ga_link.h | 1 + .../link_mgmt/link_100g/nt4ga_link_100g.c | 71 ++++++++- drivers/net/ntnic/meson.build | 1 + .../net/ntnic/nthw/core/include/nthw_core.h | 1 + .../ntnic/nthw/core/include/nthw_gpio_phy.h | 48 ++++++ drivers/net/ntnic/nthw/core/nthw_gpio_phy.c | 145 ++++++++++++++++++ 6 files changed, 263 insertions(+), 4 deletions(-) create mode 100644 drivers/net/ntnic/nthw/core/include/nthw_gpio_phy.h create mode 100644 drivers/net/ntnic/nthw/core/nthw_gpio_phy.c diff --git a/drivers/net/ntnic/include/nt4ga_link.h b/drivers/net/ntnic/include/nt4ga_link.h index 0851057f81..5a16afea2a 100644 --- a/drivers/net/ntnic/include/nt4ga_link.h +++ b/drivers/net/ntnic/include/nt4ga_link.h @@ -78,6 +78,7 @@ typedef struct port_action_s { typedef struct adapter_100g_s { nim_i2c_ctx_t nim_ctx[NUM_ADAPTER_PORTS_MAX]; /* Should be the first field */ + nthw_gpio_phy_t gpio_phy[NUM_ADAPTER_PORTS_MAX]; } adapter_100g_t; typedef union adapter_var_s { diff --git a/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c b/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c index 1f4ed62498..499f5de8eb 100644 --- a/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c +++ b/drivers/net/ntnic/link_mgmt/link_100g/nt4ga_link_100g.c @@ -10,13 +10,24 @@ #include "i2c_nim.h" #include "ntnic_mod_reg.h" +/* + * Check whether a NIM module is present + */ +static bool _nim_is_present(nthw_gpio_phy_t *gpio_phy, uint8_t if_no) +{ + assert(if_no < NUM_ADAPTER_PORTS_MAX); + + return nthw_gpio_phy_is_module_present(gpio_phy, if_no); +} + /* * Initialize NIM, Code based on nt200e3_2_ptp.cpp: MyPort::createNim() */ -static int _create_nim(adapter_info_t *drv, int port) +static int _create_nim(adapter_info_t *drv, int port, bool enable) { int res = 0; const uint8_t valid_nim_id = 17U; + nthw_gpio_phy_t *gpio_phy; nim_i2c_ctx_t *nim_ctx; sfp_nim_state_t nim; nt4ga_link_t *link_info = &drv->nt4ga_link; @@ -24,14 +35,43 @@ static int _create_nim(adapter_info_t *drv, int port) assert(port >= 0 && port < NUM_ADAPTER_PORTS_MAX); assert(link_info->variables_initialized); + gpio_phy = &link_info->u.var100g.gpio_phy[port]; nim_ctx = &link_info->u.var100g.nim_ctx[port]; + /* + * Check NIM is present before doing GPIO PHY reset. + */ + if (!_nim_is_present(gpio_phy, (uint8_t)port)) { + NT_LOG(INF, NTNIC, "%s: NIM module is absent\n", drv->mp_port_id_str[port]); + return 0; + } + + /* + * Perform PHY reset. + */ + NT_LOG(DBG, NTNIC, "%s: Performing NIM reset\n", drv->mp_port_id_str[port]); + nthw_gpio_phy_set_reset(gpio_phy, (uint8_t)port, true); + nt_os_wait_usec(100000);/* pause 0.1s */ + nthw_gpio_phy_set_reset(gpio_phy, (uint8_t)port, false); + /* * Wait a little after a module has been inserted before trying to access I2C * data, otherwise the module will not respond correctly. */ nt_os_wait_usec(1000000); /* pause 1.0s */ + if (!_nim_is_present(gpio_phy, (uint8_t)port)) { + NT_LOG(DBG, NTNIC, "%s: NIM module is no longer absent!\n", + drv->mp_port_id_str[port]); + return -1; + } + + if (!_nim_is_present(gpio_phy, (uint8_t)port)) { + NT_LOG(DBG, NTNIC, "%s: NIM module is no longer absent!\n", + drv->mp_port_id_str[port]); + return -1; + } + res = construct_and_preinit_nim(nim_ctx, NULL); if (res) @@ -57,6 +97,15 @@ static int _create_nim(adapter_info_t *drv, int port) return -1; } + if (enable) { + NT_LOG(DBG, NTNIC, "%s: De-asserting low power\n", drv->mp_port_id_str[port]); + nthw_gpio_phy_set_low_power(gpio_phy, (uint8_t)port, false); + + } else { + NT_LOG(DBG, NTNIC, "%s: Asserting low power\n", drv->mp_port_id_str[port]); + nthw_gpio_phy_set_low_power(gpio_phy, (uint8_t)port, true); + } + return res; } @@ -89,7 +138,7 @@ static int _port_init(adapter_info_t *drv, int port) /* Phase 3. Link state machine steps */ /* 3.1) Create NIM, ::createNim() */ - res = _create_nim(drv, port); + res = _create_nim(drv, port, true); if (res) { NT_LOG(WRN, NTNIC, "%s: NIM initialization failed\n", drv->mp_port_id_str[port]); @@ -115,6 +164,7 @@ static int _common_ptp_nim_state_machine(void *data) uint32_t last_lpbk_mode[NUM_ADAPTER_PORTS_MAX]; link_state_t *link_state; + nthw_gpio_phy_t *gpio_phy; if (!fpga) { NT_LOG(ERR, NTNIC, "%s: fpga is NULL\n", drv->mp_adapter_id_str); @@ -123,6 +173,7 @@ static int _common_ptp_nim_state_machine(void *data) assert(adapter_no >= 0 && adapter_no < NUM_ADAPTER_MAX); link_state = link_info->link_state; + gpio_phy = link_info->u.var100g.gpio_phy; monitor_task_is_running[adapter_no] = 1; memset(last_lpbk_mode, 0, sizeof(last_lpbk_mode)); @@ -150,7 +201,7 @@ static int _common_ptp_nim_state_machine(void *data) link_info->link_info[i].link_speed = NT_LINK_SPEED_UNKNOWN; link_state[i].link_disabled = true; /* Turn off laser and LED, etc. */ - (void)_create_nim(drv, i); + (void)_create_nim(drv, i, false); NT_LOG(DBG, NTNIC, "%s: Port %i is disabled\n", drv->mp_port_id_str[i], i); continue; @@ -167,7 +218,13 @@ static int _common_ptp_nim_state_machine(void *data) if (link_info->port_action[i].port_lpbk_mode != last_lpbk_mode[i]) { /* Loopback mode has changed. Do something */ - _port_init(drv, i); + if (!_nim_is_present(&gpio_phy[i], (uint8_t)i)) { + /* + * If there is no Nim present, we need to initialize the + * port anyway + */ + _port_init(drv, i); + } NT_LOG(INF, NTNIC, "%s: Loopback mode changed=%u\n", drv->mp_port_id_str[i], @@ -224,6 +281,7 @@ static int nt4ga_link_100g_ports_init(struct adapter_info_s *p_adapter_info, nth if (res == 0 && !p_adapter_info->nt4ga_link.variables_initialized) { nim_i2c_ctx_t *nim_ctx = p_adapter_info->nt4ga_link.u.var100g.nim_ctx; + nthw_gpio_phy_t *gpio_phy = p_adapter_info->nt4ga_link.u.var100g.gpio_phy; int i; for (i = 0; i < nb_ports; i++) { @@ -239,6 +297,11 @@ static int nt4ga_link_100g_ports_init(struct adapter_info_s *p_adapter_info, nth nim_ctx[i].devaddr = 0x50; /* 0xA0 / 2 */ nim_ctx[i].regaddr = 0U; nim_ctx[i].type = I2C_HWIIC; + + res = nthw_gpio_phy_init(&gpio_phy[i], fpga, 0 /* Only one instance */); + + if (res != 0) + break; } if (res == 0) { diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index d6346a5986..eb0ead4835 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -39,6 +39,7 @@ sources = files( 'nthw/core/nt200a0x/reset/nthw_fpga_rst9563.c', 'nthw/core/nt200a0x/reset/nthw_fpga_rst_nt200a0x.c', 'nthw/core/nthw_fpga.c', + 'nthw/core/nthw_gpio_phy.c', 'nthw/core/nthw_hif.c', 'nthw/core/nthw_i2cm.c', 'nthw/core/nthw_iic.c', diff --git a/drivers/net/ntnic/nthw/core/include/nthw_core.h b/drivers/net/ntnic/nthw/core/include/nthw_core.h index 8d9d78b86d..5cce56e13f 100644 --- a/drivers/net/ntnic/nthw/core/include/nthw_core.h +++ b/drivers/net/ntnic/nthw/core/include/nthw_core.h @@ -17,6 +17,7 @@ #include "nthw_iic.h" #include "nthw_i2cm.h" +#include "nthw_gpio_phy.h" #include "nthw_sdc.h" #include "nthw_si5340.h" diff --git a/drivers/net/ntnic/nthw/core/include/nthw_gpio_phy.h b/drivers/net/ntnic/nthw/core/include/nthw_gpio_phy.h new file mode 100644 index 0000000000..d4641cdb5d --- /dev/null +++ b/drivers/net/ntnic/nthw/core/include/nthw_gpio_phy.h @@ -0,0 +1,48 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef NTHW_GPIO_PHY_H_ +#define NTHW_GPIO_PHY_H_ + +#define GPIO_PHY_INTERFACES (2) + +typedef struct { + nthw_field_t *cfg_fld_lp_mode; /* Cfg Low Power Mode */ + nthw_field_t *cfg_int; /* Cfg Port Interrupt */ + nthw_field_t *cfg_reset;/* Cfg Reset */ + nthw_field_t *cfg_mod_prs; /* Cfg Module Present */ + nthw_field_t *cfg_pll_int; /* Cfg PLL Interrupt */ + nthw_field_t *cfg_port_rxlos; /* Emulate Cfg Port RXLOS */ + + nthw_field_t *gpio_fld_lp_mode; /* Gpio Low Power Mode */ + nthw_field_t *gpio_int; /* Gpio Port Interrupt */ + nthw_field_t *gpio_reset; /* Gpio Reset */ + nthw_field_t *gpio_mod_prs; /* Gpio Module Present */ + nthw_field_t *gpio_pll_int; /* Gpio PLL Interrupt */ + nthw_field_t *gpio_port_rxlos; /* Emulate Gpio Port RXLOS */ +} gpio_phy_fields_t; + +struct nthw_gpio_phy { + nthw_fpga_t *mp_fpga; + nthw_module_t *mp_mod_gpio_phy; + int mn_instance; + + /* Registers */ + nthw_register_t *mp_reg_config; + nthw_register_t *mp_reg_gpio; + + /* Fields */ + gpio_phy_fields_t mpa_fields[GPIO_PHY_INTERFACES]; +}; + +typedef struct nthw_gpio_phy nthw_gpio_phy_t; + +int nthw_gpio_phy_init(nthw_gpio_phy_t *p, nthw_fpga_t *p_fpga, int n_instance); + +bool nthw_gpio_phy_is_module_present(nthw_gpio_phy_t *p, uint8_t if_no); +void nthw_gpio_phy_set_low_power(nthw_gpio_phy_t *p, uint8_t if_no, bool enable); +void nthw_gpio_phy_set_reset(nthw_gpio_phy_t *p, uint8_t if_no, bool enable); + +#endif /* NTHW_GPIO_PHY_H_ */ diff --git a/drivers/net/ntnic/nthw/core/nthw_gpio_phy.c b/drivers/net/ntnic/nthw/core/nthw_gpio_phy.c new file mode 100644 index 0000000000..754a8ca5a4 --- /dev/null +++ b/drivers/net/ntnic/nthw/core/nthw_gpio_phy.c @@ -0,0 +1,145 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include "ntlog.h" +#include "nt_util.h" + +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "nthw_gpio_phy.h" + +int nthw_gpio_phy_init(nthw_gpio_phy_t *p, nthw_fpga_t *p_fpga, int n_instance) +{ + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_GPIO_PHY, n_instance); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: GPIO_PHY %d: no such instance\n", + p_fpga->p_fpga_info->mp_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->mn_instance = n_instance; + p->mp_mod_gpio_phy = p_mod; + + /* Registers */ + p->mp_reg_config = nthw_module_get_register(p->mp_mod_gpio_phy, GPIO_PHY_CFG); + p->mp_reg_gpio = nthw_module_get_register(p->mp_mod_gpio_phy, GPIO_PHY_GPIO); + + /* PORT-0, config fields */ + p->mpa_fields[0].cfg_fld_lp_mode = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT0_LPMODE); + p->mpa_fields[0].cfg_int = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT0_INT_B); + p->mpa_fields[0].cfg_reset = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT0_RESET_B); + p->mpa_fields[0].cfg_mod_prs = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT0_MODPRS_B); + + /* PORT-0, Non-mandatory fields (query_field) */ + p->mpa_fields[0].cfg_pll_int = + nthw_register_query_field(p->mp_reg_config, GPIO_PHY_CFG_PORT0_PLL_INTR); + p->mpa_fields[0].cfg_port_rxlos = + nthw_register_query_field(p->mp_reg_config, GPIO_PHY_CFG_E_PORT0_RXLOS); + + /* PORT-1, config fields */ + p->mpa_fields[1].cfg_fld_lp_mode = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT1_LPMODE); + p->mpa_fields[1].cfg_int = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT1_INT_B); + p->mpa_fields[1].cfg_reset = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT1_RESET_B); + p->mpa_fields[1].cfg_mod_prs = + nthw_register_get_field(p->mp_reg_config, GPIO_PHY_CFG_PORT1_MODPRS_B); + + /* PORT-1, Non-mandatory fields (query_field) */ + p->mpa_fields[1].cfg_pll_int = + nthw_register_query_field(p->mp_reg_config, GPIO_PHY_CFG_PORT1_PLL_INTR); + p->mpa_fields[1].cfg_port_rxlos = + nthw_register_query_field(p->mp_reg_config, GPIO_PHY_CFG_E_PORT1_RXLOS); + + /* PORT-0, gpio fields */ + p->mpa_fields[0].gpio_fld_lp_mode = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT0_LPMODE); + p->mpa_fields[0].gpio_int = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT0_INT_B); + p->mpa_fields[0].gpio_reset = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT0_RESET_B); + p->mpa_fields[0].gpio_mod_prs = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT0_MODPRS_B); + + /* PORT-0, Non-mandatory fields (query_field) */ + p->mpa_fields[0].gpio_pll_int = + nthw_register_query_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT0_PLL_INTR); + p->mpa_fields[0].gpio_port_rxlos = + nthw_register_query_field(p->mp_reg_gpio, GPIO_PHY_GPIO_E_PORT0_RXLOS); + + /* PORT-1, gpio fields */ + p->mpa_fields[1].gpio_fld_lp_mode = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT1_LPMODE); + p->mpa_fields[1].gpio_int = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT1_INT_B); + p->mpa_fields[1].gpio_reset = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT1_RESET_B); + p->mpa_fields[1].gpio_mod_prs = + nthw_register_get_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT1_MODPRS_B); + + /* PORT-1, Non-mandatory fields (query_field) */ + p->mpa_fields[1].gpio_pll_int = + nthw_register_query_field(p->mp_reg_gpio, GPIO_PHY_GPIO_PORT1_PLL_INTR); + p->mpa_fields[1].gpio_port_rxlos = + nthw_register_query_field(p->mp_reg_gpio, GPIO_PHY_GPIO_E_PORT1_RXLOS); + + nthw_register_update(p->mp_reg_config); + + return 0; +} + +bool nthw_gpio_phy_is_module_present(nthw_gpio_phy_t *p, uint8_t if_no) +{ + if (if_no >= ARRAY_SIZE(p->mpa_fields)) { + assert(false); + return false; + } + + /* NOTE: This is a negated GPIO PIN "MODPRS_B" */ + return nthw_field_get_updated(p->mpa_fields[if_no].gpio_mod_prs) == 0U ? true : false; +} + +void nthw_gpio_phy_set_low_power(nthw_gpio_phy_t *p, uint8_t if_no, bool enable) +{ + if (if_no >= ARRAY_SIZE(p->mpa_fields)) { + assert(false); + return; + } + + if (enable) + nthw_field_set_flush(p->mpa_fields[if_no].gpio_fld_lp_mode); + + else + nthw_field_clr_flush(p->mpa_fields[if_no].gpio_fld_lp_mode); + + nthw_field_clr_flush(p->mpa_fields[if_no].cfg_fld_lp_mode); /* enable output */ +} + +void nthw_gpio_phy_set_reset(nthw_gpio_phy_t *p, uint8_t if_no, bool enable) +{ + if (if_no >= ARRAY_SIZE(p->mpa_fields)) { + assert(false); + return; + } + + if (enable) + nthw_field_clr_flush(p->mpa_fields[if_no].gpio_reset); + + else + nthw_field_set_flush(p->mpa_fields[if_no].gpio_reset); + + nthw_field_clr_flush(p->mpa_fields[if_no].cfg_reset); /* enable output */ +} -- 2.45.0