From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 549A14553B; Mon, 1 Jul 2024 20:13:32 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 17224427E3; Mon, 1 Jul 2024 20:13:32 +0200 (CEST) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2051.outbound.protection.outlook.com [40.107.92.51]) by mails.dpdk.org (Postfix) with ESMTP id 36B07427C0 for ; Mon, 1 Jul 2024 20:13:30 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cEtYVdmAdzgJkmh35IKHA0XN8NWxv+7Sbmm6n0iZ2p2yyycRQyrnqy8WJaTj1Y/AYO/BlJt00VlasBoR8yb4JuqnjjSIvRLaJscz1G8M9vHInXgi1FMKTZhuGogAU1NakUIzoXmeeJ+5YobcPPOmD0LUOGcYQ2PRAf27MHkhZroZ79yjN/mtL1epXefnky5n2tpFVvkWA9JJ/9yB2P3s8pLxnhkAl7nY6BVOk1LMqBiNpzDlPNO5cNnqz7ChDF3jmSmh/dxjCEJiG9cyYOYNUnvPTTY4FxF52Ub3oVqXS0bQZ8cmM8guP+xCZzuQJRXmQWJfzdEGQB+f6xVI6H+vdQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JuDk2Nfo4nQEuhpESZB8RQxWYbypmSFcYCF2jwAL2/E=; b=jVzPUqrKrXhYxgatt43TbYR7kAij9OOaHRedMisfN7o+nkUsuGW2KAAfe9bZsKksqZNk4LsUAKhcYAKXp4BAkyKgZcBLHRrKd9PJFoVMYEeoWzrMZqFToJf3dD9LqC2zxhMF7iGAcw0mI4qK+9NY66vSJ0c8axdB/7Y615sYSW2KhuXM+m3M0SKOa5g1sw6Di8Mbgxsf0CsYj5pjhqNqzbNH15hLP7cDb9MZy6i8iTOHsXcutFN7c0Nb/KE/jWgKTpR/SG0RKohVjZ3GPQ7T43SH8lMUxzZEVUoq64XyJyjrAe6yM1pQfNfc8fZ3IMPfAJYh/oxwoqePLPD9wRlOWg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JuDk2Nfo4nQEuhpESZB8RQxWYbypmSFcYCF2jwAL2/E=; b=ubo1SAxmH713NBHK4pUCIXf4mZy5LOAyZ2/NbVOsNlP3cJRznViARWY1eAhd5HddoQcmsZpIXkmC+inrbxMTp8E6kJzFqaguEfHCg0EJ5TMS76U68goRnSMKGvUD8w/+n5VTdL2DtP86kA2AjVRKZHHPw6Jhfdg3U8L70V6xc0VggzUwvSUZQhL/1YqhZpynJ/gv4exO+lKIxQK8fvQEt/FooGy6iH5pJpapp0OzrmmY2EnCR81hv7SN8YZHOgaMsj3Moi9Hg4QQxwHnZwwi9IXIKa+9EOPdxwhJjucrPqWSr9GJyN/ZuXDHeGAUERtMw+Df1/LiGf3sxA36OVsOWg== Received: from DM6PR05CA0055.namprd05.prod.outlook.com (2603:10b6:5:335::24) by CH3PR12MB7569.namprd12.prod.outlook.com (2603:10b6:610:146::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7719.33; Mon, 1 Jul 2024 18:13:26 +0000 Received: from DS3PEPF000099E0.namprd04.prod.outlook.com (2603:10b6:5:335:cafe::cd) by DM6PR05CA0055.outlook.office365.com (2603:10b6:5:335::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7741.18 via Frontend Transport; Mon, 1 Jul 2024 18:13:26 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by DS3PEPF000099E0.mail.protection.outlook.com (10.167.17.203) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7741.18 via Frontend Transport; Mon, 1 Jul 2024 18:13:26 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 1 Jul 2024 11:13:11 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 1 Jul 2024 11:13:11 -0700 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4 via Frontend Transport; Mon, 1 Jul 2024 11:13:08 -0700 From: Shani Peretz To: CC: , , , , Viacheslav Ovsiienko , "Bing Zhao" , Ori Kam , Suanming Mou , Matan Azrad , Anatoly Burakov Subject: [PATCH 2/2] net/mlx5: add hairpin out of buffer counter Date: Mon, 1 Jul 2024 21:12:45 +0300 Message-ID: <20240701181245.128810-3-shperetz@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240701181245.128810-1-shperetz@nvidia.com> References: <20240701181245.128810-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS3PEPF000099E0:EE_|CH3PR12MB7569:EE_ X-MS-Office365-Filtering-Correlation-Id: 239509fd-f50b-413b-145a-08dc99f980c1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?SHdy/U9VQnB02XFHnNXDRNAVeNysvXOGP42Dc50qWBrNQSsks85FJ1l2Ml4v?= =?us-ascii?Q?YIt/GAKY9/1da83xAscl3KMALoRRHCohNtfpRDgDcG6AlB7YWwZx6NtOsGXC?= =?us-ascii?Q?ZMi963gysvMB1rTP0zwtCXBkRk4tpj+xykJH4Jy6qoFbrzBtjDkamPK2UaQL?= =?us-ascii?Q?Dw1kUvzW/usIPqBvf90ay3WLz9gwMyOewZu/Q+BKKiXkALCqz01d9NjqPM1U?= =?us-ascii?Q?d+79JEF8STQydwQxcxGtYyE1OeefApT8Ur+gXeSI6SdmVe6HaFcxRLLravD7?= =?us-ascii?Q?S0ZoxwaONCiX6icNUZ0tUfA5xDgwF2PnzbCWcCJeWGy4EGVbs12uAWPlqfpg?= =?us-ascii?Q?1VFzo9SFQaWfCjtivakko7Qi7FCTuc+z7LS9DWaNmWw3r4nWSR68pF1pzT2X?= =?us-ascii?Q?2OgNdNP6jB2WCt57ZzPmhRHGxBfQjlKpeus7AR9TiBcEwSbE11lCn6UYXLYT?= =?us-ascii?Q?3ivozxl6LSsQx4QwiiJOBY80mv19pUcs2LZmG/+vBHTB5m1+WbBnX1b/sqDQ?= =?us-ascii?Q?YBh/4OjMMp4icBjgx65TLtsNdYUVo3tmwoKXqNV/btlM//7Zj370jjjEyNHU?= =?us-ascii?Q?Ug5AH5iKTvj0RhOgHJ5ltBkL3NW562aVzS3aMTC/IV75iGMgwvsvgaAdSr6d?= =?us-ascii?Q?qmR64Ne9xhpVo5Ced2ELXwSPa6vhoifvzTDdiJ32nZxFE3ZvElKOCNkH17Mp?= =?us-ascii?Q?dNNoANc9/hHjYrNLUQlytiA+pwuGoW5fpP/d6d/iTyUDCsz8pN95u+5z+ltq?= =?us-ascii?Q?IP75Z2XMBaNMeVCtN3UP/8fNFfrxs5U1J1xEDh7QDUkV9ja/aksQFDqjNDu9?= =?us-ascii?Q?oPfOvt5lyjQwmQIx40UTi7BMrLysO08Nfjum8LSnRp3bBKqmS1oA0B6nX8/V?= =?us-ascii?Q?YUBSdUaZLvcVYJHu59XtyKEpXzBYgPOtmsuT8dvjnywdfZBpeUMWw8IEQJ8i?= =?us-ascii?Q?L6W+14dOPalsi7Dl7qOgSfG4FlefFKEF5eJKXhdNPoO9mAXbduLWsnSihJ81?= =?us-ascii?Q?HcutGXLUKyGbDvMv08x0QKHLObtzzGu8+g4RVUPA2QO6BnpHoI/NyVuzxdMM?= =?us-ascii?Q?sdGu1r6VJo8vQfsEholJVj3QO9/ixkMqqs7FcPWYLAXJQrmN7vGvydfif8/G?= =?us-ascii?Q?mwY5qQYUURn81beP7oXLa+jS7lfQuAzRL0ZpooEnDTemuXj1C+0nmdhp+1vm?= =?us-ascii?Q?sCv4nkoHZBFEg9Rxg2TCppiIjWOQ1JFIHcchghIiGcwm5N98LArszGkuF2f+?= =?us-ascii?Q?b7XyAFoc51HZfy5bXf+b1ppfAXCduuTVtZZhZcIfaJgd+b0t5UAr3Yw1cYJc?= =?us-ascii?Q?hEvtWqwmIQNxXMajmtkliNjU9SfBbhpeLQX+ne5tP2JE/y6aYmfxEn1udkMj?= =?us-ascii?Q?HyEuh7aPaJ1+4VD2tBo9WU83UeQF643SMq7AhyCt2o7Laz87/AARLXBEWp6e?= =?us-ascii?Q?Y0AGaoKa9a9jsUv66RwEyqLybUyMeWdB?= X-Forefront-Antispam-Report: CIP:216.228.118.233; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge2.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Jul 2024 18:13:26.4405 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 239509fd-f50b-413b-145a-08dc99f980c1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.233]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS3PEPF000099E0.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB7569 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Currently mlx5 PMD exposes rx_out_of_buffer counter that tracks packets dropped when Rx queue was full. To provide more granular statistics, this patch splits the `rx_out_of_buffer` counter into two separate counters: 1. hairpin_out_of_buffer - This counter specifically tracks packets dropped by the device's hairpin Rx queues. 2. rx_out_of_buffer - This counter tracks packets dropped by the device's Rx queues, excluding the hairpin Rx queues. Two hardware counter objects will be created per device, and all the Rx queues will be assigned to these counters during the configuration phase. The `hairpin_out_of_buffer` counter will be created only if there is at least one hairpin Rx queue present on the device. Signed-off-by: Shani Peretz Acked-by: Dariusz Sosnowski --- doc/guides/nics/mlx5.rst | 3 ++ doc/guides/rel_notes/release_24_07.rst | 1 + drivers/net/mlx5/linux/mlx5_ethdev_os.c | 5 +++ drivers/net/mlx5/linux/mlx5_os.c | 14 ++++++- drivers/net/mlx5/mlx5.c | 4 ++ drivers/net/mlx5/mlx5.h | 4 ++ drivers/net/mlx5/mlx5_devx.c | 54 ++++++++++++++++++++++++- drivers/net/mlx5/windows/mlx5_os.c | 1 + 8 files changed, 84 insertions(+), 2 deletions(-) diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst index 304c6770af..caacc9f62d 100644 --- a/doc/guides/nics/mlx5.rst +++ b/doc/guides/nics/mlx5.rst @@ -750,6 +750,9 @@ Limitations - Hairpin between two ports could only manual binding and explicit Tx flow mode. For single port hairpin, all the combinations of auto/manual binding and explicit/implicit Tx flow mode could be supported. - Hairpin in switchdev SR-IOV mode is not supported till now. + - "out_of_buffer" statistics are not available on: + - NICs older than ConnectX-7. + - DPUs older than BlueField-3. - Quota: diff --git a/doc/guides/rel_notes/release_24_07.rst b/doc/guides/rel_notes/release_24_07.rst index c3e4fa5038..b9aec2d999 100644 --- a/doc/guides/rel_notes/release_24_07.rst +++ b/doc/guides/rel_notes/release_24_07.rst @@ -99,6 +99,7 @@ New Features * Added match with E-Switch manager. * Added flow item and actions validation to async flow API. * Added global out of buffer counter for hairpin queues. + * Added port out of buffer counter for hairpin queues. * **Updated TAP driver.** diff --git a/drivers/net/mlx5/linux/mlx5_ethdev_os.c b/drivers/net/mlx5/linux/mlx5_ethdev_os.c index 7995ac6bbc..82f651f2f3 100644 --- a/drivers/net/mlx5/linux/mlx5_ethdev_os.c +++ b/drivers/net/mlx5/linux/mlx5_ethdev_os.c @@ -1420,6 +1420,11 @@ static const struct mlx5_counter_ctrl mlx5_counters_init[] = { .ctr_name = "out_of_buffer", .dev = 1, }, + { + .dpdk_name = "hairpin_out_of_buffer", + .ctr_name = "hairpin_out_of_buffer", + .dev = 1, + }, { .dpdk_name = "dev_internal_queue_oob", .ctr_name = "dev_internal_queue_oob", diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c index 50f4810bff..5e950e9be1 100644 --- a/drivers/net/mlx5/linux/mlx5_os.c +++ b/drivers/net/mlx5/linux/mlx5_os.c @@ -964,6 +964,8 @@ mlx5_queue_counter_id_prepare(struct rte_eth_dev *dev) DRV_LOG(DEBUG, "Port %d queue counter object cannot be created " "by DevX - fall-back to use the kernel driver global " "queue counter.", dev->data->port_id); + priv->q_counters_allocation_failure = 1; + /* Create WQ by kernel and query its queue counter ID. */ if (cq) { wq = mlx5_glue->create_wq(ctx, @@ -3037,13 +3039,23 @@ mlx5_os_read_dev_stat(struct mlx5_priv *priv, const char *ctr_name, if (priv->q_counters != NULL && strcmp(ctr_name, "out_of_buffer") == 0) { if (rte_eal_process_type() == RTE_PROC_SECONDARY) { - DRV_LOG(WARNING, "Devx out_of_buffer counter is not supported in the secondary process"); + DRV_LOG(WARNING, "DevX out_of_buffer counter is not supported in the secondary process"); rte_errno = ENOTSUP; return 1; } return mlx5_devx_cmd_queue_counter_query (priv->q_counters, 0, (uint32_t *)stat); } + if (priv->q_counters_hairpin != NULL && + strcmp(ctr_name, "hairpin_out_of_buffer") == 0) { + if (rte_eal_process_type() == RTE_PROC_SECONDARY) { + DRV_LOG(WARNING, "DevX out_of_buffer counter is not supported in the secondary process"); + rte_errno = ENOTSUP; + return 1; + } + return mlx5_devx_cmd_queue_counter_query + (priv->q_counters_hairpin, 0, (uint32_t *)stat); + } MKSTR(path, "%s/ports/%d/hw_counters/%s", priv->sh->ibdev_path, priv->dev_port, diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index e482f7f0e5..8d266b0e64 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -2394,6 +2394,10 @@ mlx5_dev_close(struct rte_eth_dev *dev) mlx5_devx_cmd_destroy(priv->q_counters); priv->q_counters = NULL; } + if (priv->q_counters_hairpin) { + mlx5_devx_cmd_destroy(priv->q_counters_hairpin); + priv->q_counters_hairpin = NULL; + } mlx5_mprq_free_mp(dev); mlx5_os_free_shared_dr(priv); #ifdef HAVE_MLX5_HWS_SUPPORT diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index bd149b43e5..75a1e170af 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1986,8 +1986,12 @@ struct mlx5_priv { LIST_HEAD(fdir, mlx5_fdir_flow) fdir_flows; /* fdir flows. */ rte_spinlock_t shared_act_sl; /* Shared actions spinlock. */ uint32_t rss_shared_actions; /* RSS shared actions. */ + /* If true, indicates that we failed to allocate a q counter in the past. */ + bool q_counters_allocation_failure; struct mlx5_devx_obj *q_counters; /* DevX queue counter object. */ uint32_t counter_set_id; /* Queue counter ID to set in DevX objects. */ + /* DevX queue counter object for all hairpin queues of the port. */ + struct mlx5_devx_obj *q_counters_hairpin; uint32_t lag_affinity_idx; /* LAG mode queue 0 affinity starting. */ rte_spinlock_t flex_item_sl; /* Flex item list spinlock. */ struct mlx5_flex_item flex_item[MLX5_PORT_FLEX_ITEM_NUM]; diff --git a/drivers/net/mlx5/mlx5_devx.c b/drivers/net/mlx5/mlx5_devx.c index f23eb1def6..7db271acb4 100644 --- a/drivers/net/mlx5/mlx5_devx.c +++ b/drivers/net/mlx5/mlx5_devx.c @@ -496,6 +496,56 @@ mlx5_rxq_create_devx_cq_resources(struct mlx5_rxq_priv *rxq) return 0; } +/** + * Create a global queue counter for all the port hairpin queues. + * + * @param priv + * Device private data. + * + * @return + * The counter_set_id of the queue counter object, 0 otherwise. + */ +static uint32_t +mlx5_set_hairpin_queue_counter_obj(struct mlx5_priv *priv) +{ + if (priv->q_counters_hairpin != NULL) + return priv->q_counters_hairpin->id; + + /* Queue counter allocation failed in the past - don't try again. */ + if (priv->q_counters_allocation_failure != 0) + return 0; + + if (priv->pci_dev == NULL) { + DRV_LOG(DEBUG, "Hairpin out of buffer counter is " + "only supported on PCI device."); + priv->q_counters_allocation_failure = 1; + return 0; + } + + switch (priv->pci_dev->id.device_id) { + /* Counting out of buffer drops on hairpin queues is supported only on CX7 and up. */ + case PCI_DEVICE_ID_MELLANOX_CONNECTX7: + case PCI_DEVICE_ID_MELLANOX_CONNECTXVF: + case PCI_DEVICE_ID_MELLANOX_BLUEFIELD3: + case PCI_DEVICE_ID_MELLANOX_BLUEFIELDVF: + + priv->q_counters_hairpin = mlx5_devx_cmd_queue_counter_alloc(priv->sh->cdev->ctx); + if (priv->q_counters_hairpin == NULL) { + /* Failed to allocate */ + DRV_LOG(DEBUG, "Some of the statistics of port %d " + "will not be available.", priv->dev_data->port_id); + priv->q_counters_allocation_failure = 1; + return 0; + } + return priv->q_counters_hairpin->id; + default: + DRV_LOG(DEBUG, "Hairpin out of buffer counter " + "is not available on this NIC."); + priv->q_counters_allocation_failure = 1; + return 0; + } +} + /** * Create the Rx hairpin queue object. * @@ -541,7 +591,9 @@ mlx5_rxq_obj_hairpin_new(struct mlx5_rxq_priv *rxq) unlocked_attr.wq_attr.log_hairpin_num_packets = unlocked_attr.wq_attr.log_hairpin_data_sz - MLX5_HAIRPIN_QUEUE_STRIDE; - unlocked_attr.counter_set_id = priv->counter_set_id; + + unlocked_attr.counter_set_id = mlx5_set_hairpin_queue_counter_obj(priv); + rxq_ctrl->rxq.delay_drop = priv->config.hp_delay_drop; unlocked_attr.delay_drop_en = priv->config.hp_delay_drop; unlocked_attr.hairpin_data_buffer_type = diff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c index 98022ed3c7..0ebd233595 100644 --- a/drivers/net/mlx5/windows/mlx5_os.c +++ b/drivers/net/mlx5/windows/mlx5_os.c @@ -83,6 +83,7 @@ mlx5_queue_counter_id_prepare(struct rte_eth_dev *dev) DRV_LOG(ERR, "Port %d queue counter object cannot be created " "by DevX - imissed counter will be unavailable", dev->data->port_id); + priv->q_counters_allocation_failure = 1; return; } priv->counter_set_id = priv->q_counters->id; -- 2.34.1