From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8B55C45AAF; Fri, 4 Oct 2024 17:10:21 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 12C87427E7; Fri, 4 Oct 2024 17:08:26 +0200 (CEST) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id 64EF1427AC for ; Fri, 4 Oct 2024 17:08:18 +0200 (CEST) Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03lp2233.outbound.protection.outlook.com [104.47.51.233]) by mx-outbound22-159.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:08:17 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=IHlxdYGlVgckuzKQ8fZKGlcw6qvtF00axcVHIsfJ5zUoMnbSZDKRbJCT4BWi2NNQi3xfs6GfOkkjEhpAilxlybxfljZHHBSVpc0u2cebRdadVmG1NCRpgkJO3FgLomncS7YTwlavtKkBf85+T3aTOWcqi8Ynye0SWtpAIoNjNv0K/NsscwDOkR6+eaFPRlrrCNFxCwG/1SvtENxmD+SIhJa0ir48uw7EGOhhIFSFnx95tN1iQG9tewlJ6IFRgxH/Mxj8KjRN08vZAsOuG1Sj9u0caEZxEZFJJ9/mXPpc6dvv5P5ag/o4G/MLHGjSmGgjszlNZBdYWAz6j4b9Bo4X0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=yGBABYbagQbsKhZTTjPcMYF1r/EcKnEvagRuKD6BXCPzTtqwmkvAtgQZBsuVLZyr1mGcItnF9qtbQQWT3wnZlJuvrUQtzq2lMDE5p+qH/Hef9qkJRg78Mmkukqy8jrHuRwT+WS3F1IPxY3axGgY+JTlMQ2EkSCmjur6ghXb99O38PtgWvHmv0QtIOsHpOOKt+q9g4UJfzWW21QFp97IJnL+m4w8o8m4y88hdC/Mjx6dkd9bkZh/dFvLy/csLWpN5Y2adWp6kYHiHASmoE5/ZWKmKlXgOA5grn9hk/mE+Jv8awRYf9Z4urVQrbuIrDDpX8qAATTd4IHWxzibh9gwhJg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=QHcgxWeAwoq9/4nwPr0L0DcieMbo9H5tZ2r+Caki40KyTpex/PZuqg39SsGI6uRtXB+VMjvWX4wdDnoHaET+THTt3UYIu/qX1VOI8cscshHIsBzGKBcRW68cbSASHhba9yJAU3my09K0Gu2m0bPWEfjJKXjDCNXarSsvRQ3p3LA= Received: from AM0PR02CA0017.eurprd02.prod.outlook.com (2603:10a6:208:3e::30) by DB9P190MB1210.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:22e::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.25; Fri, 4 Oct 2024 15:08:15 +0000 Received: from AMS0EPF000001AC.eurprd05.prod.outlook.com (2603:10a6:208:3e:cafe::87) by AM0PR02CA0017.outlook.office365.com (2603:10a6:208:3e::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18 via Frontend Transport; Fri, 4 Oct 2024 15:08:14 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001AC.mail.protection.outlook.com (10.167.16.152) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:08:14 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 09/31] net/ntnic: add IP fragmenter (IFR) flow module Date: Fri, 4 Oct 2024 17:07:02 +0200 Message-ID: <20241004150749.261020-16-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004150749.261020-1-sil-plv@napatech.com> References: <20241004150749.261020-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001AC:EE_|DB9P190MB1210:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 7fa94182-ad94-4eaf-12f1-08dce4865ef6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|82310400026|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?qY0Yawi4bPXnxc2D1CMZ5oyYyFkvL2pMU8NMh6PiT5MDCS8H9ENEcXHAGa16?= =?us-ascii?Q?y181TGlw8oOYmjibHmVE98NgdUEH+tYYc2d3K2Ak2DgEi4yeqb1c8zoFFe/s?= =?us-ascii?Q?4ebdUFj313TvuPRR77Ut6OcgSx+gNylkmt0p5f3MCNrYkW44HmMiybttrbrO?= =?us-ascii?Q?nIC7nZQ5gbRzXP/qmS11OYCK3QZ9u8hIIqOVj61WAk7lk4Tqk9CMZsW+hotH?= =?us-ascii?Q?omYvJmROSq0qgIOveJJ4RZ9bDbMjOrGSYzq7V8j6iE5qjdBkTmthRmH5vCqb?= =?us-ascii?Q?2nMn3xl6qnmjdW65cbAxfq/o063Dls8pwgA1CPnbulF1GklkoxLuKYl63J5g?= =?us-ascii?Q?dixlYSEbgn+aub/s0uYK/rTmxI3dPCDRAmRMRPkzBn6/m3K3D7K/rMacuq47?= =?us-ascii?Q?g/kS/iuGwdZqnF+9MblqyUPetSmBWdcGvvZ+DiMUc1ijDyjXPyQ4eOgkmGEg?= =?us-ascii?Q?TPVIlMjoGX6Cl1KD3Wp54P0/YGbj5xTB3E1sVTA191dzKtf8qv/JlzyDyP4n?= =?us-ascii?Q?2TEmQDlEHUhBOpVhRZtyw98Ib/5/dojYdXTwu/jl05eIg0PIHcWUNlYvxRak?= =?us-ascii?Q?ycvD1sTOdgKBD5mLBEylKBybjAVmtgwlko/lNFaG7HjtPsiPdAwEObLSAZML?= =?us-ascii?Q?mMe9hsYYdxqm6+KgWiUviXNITqa39d+2044oWSo3gkBi/OmTPBA7fKW+lw8E?= =?us-ascii?Q?xYhL1N8RH4KQAb9P5SXOHcg9RfLrNeZmA84UBrIGZpPbIuCy5ILEiGKE1QNr?= =?us-ascii?Q?WXNwA2EndD2deLbYK0gB/d2MZCH6krmV41ngQnjAd4lHyu/YFiDEhfh109BW?= =?us-ascii?Q?b5hV/viRcim2Uc/BHg5UTpdZ5PRuvtwot4VSH2Pp0vpjpT2+8B78jtaK2rZa?= =?us-ascii?Q?gW+uCpPsbkuRr75PoPXjCypTANGHqivkYe1SDkxb1HwDrMmKJ3ffMibpeaUP?= =?us-ascii?Q?nY478Oh1qIIP0YOU9fnReqTitfbIAx2cPu73JM2QScrA2FUcHNqKxKqaaT5T?= =?us-ascii?Q?Sd3mPAyq5OwRvTGrLC0rmRuOy1tfOO4TcoLsOgCc7+UFie+ariKbwSIevAM8?= =?us-ascii?Q?PxYLGU9Hb28CxnDiqh3AcY2cKON8eX4h0t/TgQsFWjtjEf+BiuKzX1IIR4pK?= =?us-ascii?Q?jzUJ957gsFru6/D3Oj7tRgTMDUaLLAnr8U1hsPMSKFSQGTVlwjW80E+ygFrk?= =?us-ascii?Q?GdLxJ6YPQHfm1AZZlPVS+nnjxUvQo8e1n6yaqseyA/D4ZcXsE5RWbq4quxrd?= =?us-ascii?Q?fcLaNi1eqvd3Bo7uyVG79yLfFo+AGu27H0viqX/oBZ9Paum3YUiugv7U3Ks0?= =?us-ascii?Q?cA6Hl4rT/zeU2IGgHaH3qzVjIrupVIGmqxWsXb5/sG7bkr5uUf720z6HJQX9?= =?us-ascii?Q?9n3JFq0AizmWNNqKCYffJjaAB8Sv?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(82310400026)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 9w2tqFjk/k3xXjFlDF9FG7VjEsO1x8mpZ63POCszZz0MOkRkEwKpxlxG0g0rpULXd8M+jybvBbkgUBsO5IWRU8UyXPodEpdpnIlHNMEia6ULjXBrKb4s9DHdg2VTGdUpVCxefV8UChHmn5zolloE5AiAEzCgkRuBlccQumwUnpvQ7ikWDwaK3sWG1HxvfLPr9ApdTWHP6Q3wPOQsmqrfk2HecioGX2T9wpF/WIFrAzvEhmX2dS9V4Qq1oq0P9xxxBvxJlyzh2yLTwmWr7KarmY9z9t0OEauvC4WEDEaekhrUlydOT5i2NMqbLbYlC0GCuYyS/xWYf4zMno586ohngufBbRrAPEkxGpYJIx8fS2qjqUuPBJoBFb6nMqZOwD1v90nkBh0Bo8oE/fzJccjag7XVQXqbIOMIswSUi7p6KXaGEznUovW19lIHOL18XXJRA2c5ZyYmZ/X0h8SPVu2VuIo7UUMDd5ORQpbofFSaP+1hFIi+Hw0Om8ArmypmLRW9s1p5iF2Kmn2EK58xMlYQs7gIJQOU7hIAH+Hv4AwwlF947FhwBOS8xTOZgiCc1Ebf47wJm9QVaGQ9nDs//SnMuknD42cKS44BYxSusUdfhkAbjKiibLt9MTsxU34UtQkLBKFQNTxBw1oEpCED5erGGA== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:08:14.7203 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7fa94182-ad94-4eaf-12f1-08dce4865ef6 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001AC.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9P190MB1210 X-BESS-ID: 1728054497-305791-12646-33562-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.51.233 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpZGhuZAVgZQMCnR1CDJwMzCwt zIyCIxOdXM1MDIKMXIwtzU2NLEwtBYqTYWAMTvH9dBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan18-37.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 12 ++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.c | 68 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.h | 43 ++++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../nthw/supported/nthw_fpga_reg_defs_ifr.h | 42 ++++++++++++ 7 files changed, 168 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 317b696d5f..1ca34d8b47 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -48,6 +48,7 @@ sources = files( 'nthw/flow_api/flow_filter.c', 'nthw/flow_filter/flow_nthw_cat.c', 'nthw/flow_filter/flow_nthw_flm.c', + 'nthw/flow_filter/flow_nthw_ifr.c', 'nthw/flow_filter/flow_nthw_info.c', 'nthw/flow_filter/flow_nthw_km.c', 'nthw/model/nthw_fpga_model.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index 8703a4c712..5d2c09d52a 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -6,6 +6,7 @@ #include #include "flow_nthw_info.h" +#include "flow_nthw_ifr.h" #include "flow_nthw_cat.h" #include "flow_nthw_km.h" #include "flow_nthw_flm.h" @@ -27,6 +28,7 @@ static struct backend_dev_s { struct cat_nthw *p_cat_nthw; struct km_nthw *p_km_nthw; struct flm_nthw *p_flm_nthw; + struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; #define CHECK_DEBUG_ON(be, mod, inst) \ @@ -1407,6 +1409,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_flm_nthw = NULL; } + /* Init nthw IFR */ + if (ifr_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct ifr_nthw *ifrnthw = ifr_nthw_new(); + ifr_nthw_init(ifrnthw, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_ifr_nthw = ifrnthw; + + } else { + be_devs[physical_adapter_no].p_ifr_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c new file mode 100644 index 0000000000..849c599e32 --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c @@ -0,0 +1,68 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_ifr.h" + +struct ifr_nthw *ifr_nthw_new(void) +{ + struct ifr_nthw *p = malloc(sizeof(struct ifr_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: Ifr %d: no such instance\n", p_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_ifr = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_ifr, IFR_RCP_CTRL); + p->mp_rcp_addr = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_ADR); + p->mp_rcp_cnt = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_CNT); + + p->mp_rcp_data = nthw_module_get_register(p->m_ifr, IFR_RCP_DATA); + p->mp_rcp_data_ipv4_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_EN); + p->mp_rcp_data_ipv6_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_EN); + p->mp_rcp_data_mtu = nthw_register_get_field(p->mp_rcp_data, IFR_RCP_DATA_MTU); + p->mp_rcp_data_ipv4_df_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_DF_DROP); + p->mp_rcp_data_ipv6_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_DROP); + + p->mp_df_buf_ctrl = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_CTRL); + p->mp_df_buf_ctrl_available = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_AVAILABLE); + p->mp_df_buf_ctrl_mtu_profile = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_MTU_PROFILE); + + p->mp_df_buf_data = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_DATA); + p->mp_df_buf_data_fifo_dat = + nthw_register_get_field(p->mp_df_buf_data, IFR_DF_BUF_DATA_FIFO_DAT); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h new file mode 100644 index 0000000000..439aafbfbc --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h @@ -0,0 +1,43 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __FLOW_NTHW_IFR_H__ +#define __FLOW_NTHW_IFR_H__ + +#include + +#include "nthw_fpga_model.h" + +struct ifr_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_ifr; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_addr; + nthw_field_t *mp_rcp_cnt; + + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_ipv4_en; + nthw_field_t *mp_rcp_data_ipv6_en; + nthw_field_t *mp_rcp_data_mtu; + nthw_field_t *mp_rcp_data_ipv4_df_drop; + nthw_field_t *mp_rcp_data_ipv6_drop; + + nthw_register_t *mp_df_buf_ctrl; + nthw_field_t *mp_df_buf_ctrl_available; + nthw_field_t *mp_df_buf_ctrl_mtu_profile; + + nthw_register_t *mp_df_buf_data; + nthw_field_t *mp_df_buf_data_fifo_dat; +}; + +struct ifr_nthw *ifr_nthw_new(void); +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int ifr_nthw_setup(struct ifr_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* __FLOW_NTHW_IFR_H__ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 01254f7f5d..6b2b5334da 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -21,6 +21,7 @@ #define MOD_GPIO_PHY (0xbbe81659UL) #define MOD_HIF (0x7815363UL) #define MOD_I2CM (0x93bc7780UL) +#define MOD_IFR (0x9b01f1e6UL) #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 0c153e21ed..38b222363e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -20,6 +20,7 @@ #include "nthw_fpga_reg_defs_gpio_phy.h" #include "nthw_fpga_reg_defs_hif.h" #include "nthw_fpga_reg_defs_i2cm.h" +#include "nthw_fpga_reg_defs_ifr.h" #include "nthw_fpga_reg_defs_iic.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h new file mode 100644 index 0000000000..5636e94e07 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h @@ -0,0 +1,42 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_ifr.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_IFR_ +#define _NTHW_FPGA_REG_DEFS_IFR_ + +/* IFR */ +#define NTHW_MOD_IFR (0x9b01f1e6UL) +#define IFR_COUNTERS_CTRL (0x92ba13e6UL) +#define IFR_COUNTERS_CTRL_ADR (0xecdeeda8UL) +#define IFR_COUNTERS_CTRL_CNT (0xfcd67479UL) +#define IFR_COUNTERS_DATA (0x3d6b91ffUL) +#define IFR_COUNTERS_DATA_DROP (0x3ee57cc0UL) +#define IFR_DF_BUF_CTRL (0xf60805e4UL) +#define IFR_DF_BUF_CTRL_AVAILABLE (0x158f09c3UL) +#define IFR_DF_BUF_CTRL_MTU_PROFILE (0x7cb4bc5aUL) +#define IFR_DF_BUF_DATA (0x59d987fdUL) +#define IFR_DF_BUF_DATA_FIFO_DAT (0xdbfdf650UL) +#define IFR_RCP_CTRL (0xc6dfc47eUL) +#define IFR_RCP_CTRL_ADR (0x68600d59UL) +#define IFR_RCP_CTRL_CNT (0x78689488UL) +#define IFR_RCP_DATA (0x690e4667UL) +#define IFR_RCP_DATA_IPV4_DF_DROP (0xbfd1ca18UL) +#define IFR_RCP_DATA_IPV4_EN (0xb48ee13aUL) +#define IFR_RCP_DATA_IPV6_DROP (0x4fbf34a2UL) +#define IFR_RCP_DATA_IPV6_EN (0x1e8729b1UL) +#define IFR_RCP_DATA_MTU (0xa436ee13UL) + +#endif /* _NTHW_FPGA_REG_DEFS_IFR_ */ + +/* + * Auto-generated file - do *NOT* edit + */ -- 2.45.0