From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5563845AAF; Fri, 4 Oct 2024 17:11:58 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4A75142DE3; Fri, 4 Oct 2024 17:08:42 +0200 (CEST) Received: from egress-ip42b.ess.de.barracuda.com (egress-ip42b.ess.de.barracuda.com [18.185.115.246]) by mails.dpdk.org (Postfix) with ESMTP id 8A7F9427A9 for ; Fri, 4 Oct 2024 17:08:26 +0200 (CEST) Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03lp2108.outbound.protection.outlook.com [104.47.30.108]) by mx-outbound22-159.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:08:25 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=WHgQRo247RLbM7jH8/dSeKAsVEmTMKpJD1IA2TtNYX7H4CNROhQSOAJNKOL0Q96aKzSX3LUCQMB/N4C8dkhN0n6q7OpMocbibh9QZfFSg2DNTM5DVGNq90caWr6wRciWAMsz2rwfVlkjdzGfVKpxF0T1LAEGszi+hsQdHAxnWW8jZi+QgnjsIVNFJdA5x2UWXRmDrLVlVZi/EA8q+CzCDlSVkKcIgvQB5DhVB/XPwAAT7Rl1pPsk0t/4N/YiQ507PjmX0HFzoQR2BrSPJ94TuoGIbr8NC59dbY8HABt7HKvyhKIwo4pU26ZQ2+YfdfhX8KdEgvJ5KKElaqEcvckeZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=F6OSx5zMTi+YG1t1pCGRnGsdIQpSWnmxLS4iCDqEEXQ=; b=afIxgEISTwPzAQMWURhKnDqEdthrOB3rk1nnIVTG1Q7gs7Np0CJC20cm8bTp+nCLBx4VdRmfWXW+PV1rZF+COMEr1z9YdDE16GgKWhHRQTUYYKtccAgxXBtc5pNZlaH6w8MhZWiZrbH4N/FLd8wR1JXUOYax3avxyh/gRH7m6WTkkxD7gdFDpypJ4q/Ix8G3hbJjh46tRiqI08G7dv8h1HDBa9oDSV/bSaqZpVwaZXRdk44ikqZc4KOuy2LhT9RkuemFzhVDCD6AsaFYsfI0Uwn+6zLiiyCbfIGewE+wpFH3VxuitB6twkqmi0KftEUkfHuZIcR0BQBSzUXsk1z78A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=F6OSx5zMTi+YG1t1pCGRnGsdIQpSWnmxLS4iCDqEEXQ=; b=gIwfMl1XiJxJUOKcmIwe6odoMFfC35yyq2PccuG/mKzq7Oy6yGhtKz3KM98zFmT52HlBFr8uKDK852K7luCgdN6+ztTIczjMThojBh1EuEc5t7rnGR1AH85jTbjfuD94/c4QrYW9/PM8rwXBZNKU/gQeMDry6DQSLKMEt1Vs8ls= Received: from AM0PR02CA0020.eurprd02.prod.outlook.com (2603:10a6:208:3e::33) by AM0P190MB0643.EURP190.PROD.OUTLOOK.COM (2603:10a6:208:19f::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Fri, 4 Oct 2024 15:08:21 +0000 Received: from AMS0EPF000001AC.eurprd05.prod.outlook.com (2603:10a6:208:3e:cafe::d0) by AM0PR02CA0020.outlook.office365.com (2603:10a6:208:3e::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.17 via Frontend Transport; Fri, 4 Oct 2024 15:08:21 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001AC.mail.protection.outlook.com (10.167.16.152) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:08:21 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 17/31] net/ntnic: add checksum update (CSU) flow module Date: Fri, 4 Oct 2024 17:07:10 +0200 Message-ID: <20241004150749.261020-24-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004150749.261020-1-sil-plv@napatech.com> References: <20241004150749.261020-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001AC:EE_|AM0P190MB0643:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: bb9e3dc6-717d-4d47-84ca-08dce48662d3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|36860700013|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?de6lagZHCioGZdEwhGaIJHbvh3/NfDJAnpn/5wix0KKncQsAxop2+jm51Bbm?= =?us-ascii?Q?CANP4ygo7Mu+J0UGGlk9sM6X/AsRn00H5H8l0a4ZR0Kw9td7Nr7Xa4Sid88X?= =?us-ascii?Q?eYQL6XiXV2dO0iDi6doMsNgiN/bJQLcYl2zEJhhM8T2gz2CMTtYceESLpvJu?= =?us-ascii?Q?ylSHGW9Dht/N9db6sFU9RiOvViLorI2fAzFhKhWlER3r5fRmLw5tfiBs2HNy?= =?us-ascii?Q?ZgEOfdruQp7kTGzWZMnmq2W8Tvayo1Dj5RjkWfjpQJxZ6PiKM+Vu88irE2D6?= =?us-ascii?Q?L2MC3IsSP9gU0uLt96wrRfGDjn8IYyAuSFNSnhBbBxW2ymXqk4YCbbVq55pz?= =?us-ascii?Q?Mzz9JS/1+xkSitXd2BJpZpLqKeuj3JUKdAecG3ls/Tcc0VANbJulPbjO7m3F?= =?us-ascii?Q?EbKbc3no2RgioA7GR8QOFpqtNAr8TGgDJWPRjkHvhVgHwmys77/rjPL4fyCs?= =?us-ascii?Q?/7vLXAUH4/XEAZfPD4zF3x6Zjzp++MXpB0gXCzrI0hR/3dGEEnd4aeXLdG/i?= =?us-ascii?Q?Tvz+ItAc/YotRPl4SvlOhFsGcfhztvKbN2xL2v2YSq6oiYETIj1Ppi6Ug9IA?= =?us-ascii?Q?LEVSU63Ci2k+w/HPUARwDin/Q2APlYPHVFHkCVVkfgQTuHzoI01m9DYyka4p?= =?us-ascii?Q?2ajdSdywjoo6fpVUpIIy9D/jna3k8ufAIhQ9hFIiWuR69FzjFdzWCNSSbBpk?= =?us-ascii?Q?iFV686aYaj+SuSOSz7tKYVd4TmeucHa8+mXPZkx4IN8AseWeOMklrEmeTiaR?= =?us-ascii?Q?Y9e+iCQJz/79WZ65ZODjA8r5FDGoo85QGkWj5xt3o89fGoDnkXFUWMaj3CP8?= =?us-ascii?Q?mxJxnvM2+8D6/1dHFMAc10rQ44bfXvAyeNZv3ELdtkWjTFobcG5f4FKsbjxN?= =?us-ascii?Q?aMU1+hFgl4gxikS2DMDFPgW05gf2DByd8ys7moFZAH0wvlg2YEl9zXS7BleO?= =?us-ascii?Q?jBNJs4RR2JRh+HIzT9ZSO98lcOn2Nz2NRQg4UIdfzmUMGnPliC7y3a8GpUd5?= =?us-ascii?Q?jCWD5635tIBYg1c875YjaDi1f31Q1ge0dfQOAqru3gShcFRlQYN/PDcBauo/?= =?us-ascii?Q?2FCmSrXcG2BFsUGSjiP8LhybcQDHhZuN5I2XRxylB2FpM57+lbabiRcT9JRn?= =?us-ascii?Q?cAtLOcp4jkteVy65gEzdQGDi+krLSiJ13RXk+AetwVP74OPrsoCLoaKxVxXp?= =?us-ascii?Q?+ylR7s/UFgFDaNTjIZEF3wBJsfzV+jz6UbuArJTZBMNiZqhf5Df60aVPJ3Ko?= =?us-ascii?Q?uR928qs8/Q2QYvcFz6934JwG5wIE05uBpC3mlKul7sRIjV3BIeCqw5Ziqo7j?= =?us-ascii?Q?RLeGG6UbXMrGf3uTQP8wOHRUhc4udG0uj4u7wUXR6AmYy5LQuNDTsvBViCPx?= =?us-ascii?Q?B1p18oo2+6SAYvxQI7iz+PZtRi7q?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(36860700013)(1800799024)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: mllfcdVzoXDwGaq4hdtBlvzVhZrwQTmm3lZM+dDQhOVWQWlCMY9k0tU5xU2w6SATDugdZ427LvglILyFMbZrgtdM2SrNUI3+XJbDWU43tSE1xoA9oeOCddz8Vwb6eBDf4QGM4SGVCOYMdATFCfN3laOgBtbA5UY4tVEhaFGvV6Edbqac3QTQRuCunZd9J9L2GAWdHPNuCcDRd11/H3mxnlpX215V5eeOguJ+PRTi1wW1n/AVpWChdtGKQk8b6+LYrNP2PgoK9bQRjehXnBXcrBzUD+TrHJ6jw44t+Fh0eFnA8aqc8nslM9LSe7HVSpC0sEe7dqSEUy2H06g6NnOfnIUbxd1xKJgblSznjX8+nDCi1F0ivJoqzHTvBUiQYRNN10u1e9CGzOYOpNHkVGcN0BSsvB0JOnOgJqf1eN1FDEg0vxPmFkHiyTSTAx4ao57IbqUu0TsILaCwByuk/53XsCCBeJehs8g/TQ10GTfCCTMWrtwBppS5sbK/OeucsVLo1/SogWQbyfZyqyxGh12yU1+WcCJZ8CgnpsUzIOpmvTl2n/CFP7H293tS+POWVFptbUXYYumlyIJQ60Dsz6BbJCHHlDetk4Ob+IQL8TDacMD7+L2Clmuonfi5FDJGvuCsTD2drDdpUuWulhglzw+mAA== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:08:21.2828 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bb9e3dc6-717d-4d47-84ca-08dce48662d3 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001AC.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0P190MB0643 X-BESS-ID: 1728054503-305791-12643-33566-2 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.30.108 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVhYmBpZAVgZQ0MzSMM3UwjgtMd kiOTXNKNU8yTIpOcnSwjjJ1NTMwMxQqTYWAJLU++pBAAAA X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan9-172.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.50 BSF_RULE_7582B META: Custom Rule 7582B 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_RULE_7582B, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The Checksum Update module updates the checksums of packets that has been modified in any way. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 13 ++++ .../ntnic/nthw/flow_filter/flow_nthw_csu.c | 62 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_csu.h | 35 +++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../nthw/supported/nthw_fpga_reg_defs_csu.h | 31 ++++++++++ 7 files changed, 144 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 3c00203e34..cc5e6fe100 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -47,6 +47,7 @@ sources = files( 'nthw/flow_api/flow_backend/flow_backend.c', 'nthw/flow_api/flow_filter.c', 'nthw/flow_filter/flow_nthw_cat.c', + 'nthw/flow_filter/flow_nthw_csu.c', 'nthw/flow_filter/flow_nthw_flm.c', 'nthw/flow_filter/flow_nthw_hfu.c', 'nthw/flow_filter/flow_nthw_hsh.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index af1e8ce3a4..c12a3204bc 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -8,6 +8,7 @@ #include "flow_nthw_info.h" #include "flow_nthw_ifr.h" #include "flow_nthw_cat.h" +#include "flow_nthw_csu.h" #include "flow_nthw_km.h" #include "flow_nthw_flm.h" #include "flow_nthw_hfu.h" @@ -42,6 +43,7 @@ static struct backend_dev_s { struct hfu_nthw *p_hfu_nthw; /* TPE module */ struct rpp_lr_nthw *p_rpp_lr_nthw; /* TPE module */ struct tx_cpy_nthw *p_tx_cpy_nthw; /* TPE module */ + struct csu_nthw *p_csu_nthw; /* TPE module */ struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; @@ -1819,6 +1821,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_tx_cpy_nthw = NULL; } + /* Init nthw CSU */ + if (csu_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct csu_nthw *ptr = csu_nthw_new(); + csu_nthw_init(ptr, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_csu_nthw = ptr; + + } else { + be_devs[physical_adapter_no].p_csu_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; @@ -1836,6 +1848,7 @@ static void bin_flow_backend_done(void *dev) qsl_nthw_delete(be_dev->p_qsl_nthw); slc_lr_nthw_delete(be_dev->p_slc_lr_nthw); pdb_nthw_delete(be_dev->p_pdb_nthw); + csu_nthw_delete(be_dev->p_csu_nthw); hfu_nthw_delete(be_dev->p_hfu_nthw); rpp_lr_nthw_delete(be_dev->p_rpp_lr_nthw); tx_cpy_nthw_delete(be_dev->p_tx_cpy_nthw); diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c new file mode 100644 index 0000000000..21efc62eda --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c @@ -0,0 +1,62 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_csu.h" + +struct csu_nthw *csu_nthw_new(void) +{ + struct csu_nthw *p = malloc(sizeof(struct csu_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +void csu_nthw_delete(struct csu_nthw *p) +{ + if (p) { + (void)memset(p, 0, sizeof(*p)); + free(p); + } +} + +int csu_nthw_init(struct csu_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_CSU, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: Csu %d: no such instance\n", p_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_csu = p_mod; + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_csu, CSU_RCP_CTRL); + p->mp_rcp_ctrl_adr = nthw_register_get_field(p->mp_rcp_ctrl, CSU_RCP_CTRL_ADR); + p->mp_rcp_ctrl_cnt = nthw_register_get_field(p->mp_rcp_ctrl, CSU_RCP_CTRL_CNT); + p->mp_rcp_data = nthw_module_get_register(p->m_csu, CSU_RCP_DATA); + p->mp_rcp_data_ol3_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_OL3_CMD); + p->mp_rcp_data_ol4_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_OL4_CMD); + p->mp_rcp_data_il3_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_IL3_CMD); + p->mp_rcp_data_il4_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_IL4_CMD); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h new file mode 100644 index 0000000000..e5986a1a9b --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h @@ -0,0 +1,35 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef _FLOW_NTHW_CSU_H_ +#define _FLOW_NTHW_CSU_H_ + +#include + +#include "nthw_fpga_model.h" + +struct csu_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_csu; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_ctrl_adr; + nthw_field_t *mp_rcp_ctrl_cnt; + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_ol3_cmd; + nthw_field_t *mp_rcp_data_ol4_cmd; + nthw_field_t *mp_rcp_data_il3_cmd; + nthw_field_t *mp_rcp_data_il4_cmd; +}; + +struct csu_nthw *csu_nthw_new(void); +void csu_nthw_delete(struct csu_nthw *p); +int csu_nthw_init(struct csu_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int csu_nthw_setup(struct csu_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* _FLOW_NTHW_CSU_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index d93d9d3816..14e031dc69 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -15,6 +15,7 @@ #define MOD_UNKNOWN (0L)/* Unknown/uninitialized - keep this as the first element */ #define MOD_CAT (0x30b447c2UL) +#define MOD_CSU (0x3f470787UL) #define MOD_FLM (0xe7ba53a4UL) #define MOD_GFG (0xfc423807UL) #define MOD_GMF (0x68b1d15aUL) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index d58d10c438..6eebab65a2 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -15,6 +15,7 @@ #include "nthw_fpga_reg_defs_cat.h" #include "nthw_fpga_reg_defs_cpy.h" +#include "nthw_fpga_reg_defs_csu.h" #include "nthw_fpga_reg_defs_flm.h" #include "nthw_fpga_reg_defs_gfg.h" #include "nthw_fpga_reg_defs_gmf.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h new file mode 100644 index 0000000000..a67f1c392e --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h @@ -0,0 +1,31 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_csu.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_CSU_ +#define _NTHW_FPGA_REG_DEFS_CSU_ + +/* CSU */ +#define NTHW_MOD_CSU (0x3f470787UL) +#define CSU_RCP_CTRL (0x11955fefUL) +#define CSU_RCP_CTRL_ADR (0x8efb3c71UL) +#define CSU_RCP_CTRL_CNT (0x9ef3a5a0UL) +#define CSU_RCP_DATA (0xbe44ddf6UL) +#define CSU_RCP_DATA_IL3_CMD (0xdbac8e0dUL) +#define CSU_RCP_DATA_IL4_CMD (0x698c521dUL) +#define CSU_RCP_DATA_OL3_CMD (0xb87cbb37UL) +#define CSU_RCP_DATA_OL4_CMD (0xa5c6727UL) + +#endif /* _NTHW_FPGA_REG_DEFS_CSU_ */ + +/* + * Auto-generated file - do *NOT* edit + */ -- 2.45.0