From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 87B7445AAF; Fri, 4 Oct 2024 17:11:42 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0BC2E42DDC; Fri, 4 Oct 2024 17:08:40 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id E6AB3427BB for ; Fri, 4 Oct 2024 17:08:24 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2110.outbound.protection.outlook.com [104.47.18.110]) by mx-outbound8-201.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:08:24 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=bUw1OJveUd2kHNN7oyeoGxFojkDBdBH277itep7/rWB6CFUOIvoTU9G8szKjXBvstwRLGTyWAX1wcl1mMK+RrjEEUGwUuyZkddxae/3J7dhazrMIvEs/X33zhha/NmbtFviJB++RJyr7mklwccRl3a+CMWYji1wMDKrQp3RVKpQMAjqWMhA4v9zWm5PfHnXkQuF5FIpw1DYXS/adzIrlKELqbsHRENEiy6gP61ZXPZGWIIRkNF5sUnS9AKeNy/FodG+RH62PJrXlnwN+LHo4KXcK58rhNE+JL7O90o42yrLrh9db5M+WfBb5sLWPXzK4reTaKbqcNXsQ2KNwGrq+6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=iC2fEP617U9Ale0rtyGA8Ykji7USJBbdrpOBtr5suaw=; b=gpy5pHWdp0+5K9rpiAS3vAwDibdYBcXgm6SRQqvXUYHMCPLZiSzH4VkcZXspfXAEYbDxMRxrS811GpIasWUV06IwMwPp6TDZ3PGg4rFEVMq/04ABD3cSh/B09f5nO4LqQ7mBmR8qFjPrwNm0sSPtrhZRWiznHBIP1zo5brb7CkslBMgPb3dmfISy95wX2ubBYm2IwtT5l/o1QHGbJ71/olwsahO7/A8y9f5LUwJ0/4ixraT7dQGpJfWl4nyHQaGxWlsUskjhrFvZsfwPRjTptdouukeZjoYHuGEB21X1Y6KsESwisLdMES9ddtxJsc4lQfmaOt0QWDkVojb+Mg0Vkg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=iC2fEP617U9Ale0rtyGA8Ykji7USJBbdrpOBtr5suaw=; b=G5Qv+HkaQGEGaieyD4mJgXBduN2sejoD5hxWgqdL/Yz8nSW9sjlY3cbTu70qOpW0qeMWX37KJmVfg//rDkrC2gv3SZoAOVACGKWcAWdJAbSFClB+NChPMESTB5sslYLmVUHpklW4RSSbInDnltgPjSA5VyeW0dJwwzB2ETXMRUw= Received: from AM0PR02CA0015.eurprd02.prod.outlook.com (2603:10a6:208:3e::28) by PA4P190MB1230.EURP190.PROD.OUTLOOK.COM (2603:10a6:102:107::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18; Fri, 4 Oct 2024 15:08:22 +0000 Received: from AMS0EPF000001AC.eurprd05.prod.outlook.com (2603:10a6:208:3e:cafe::8f) by AM0PR02CA0015.outlook.office365.com (2603:10a6:208:3e::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.17 via Frontend Transport; Fri, 4 Oct 2024 15:08:22 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AMS0EPF000001AC.mail.protection.outlook.com (10.167.16.152) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:08:21 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 18/31] net/ntnic: add insert (Tx INS) flow module Date: Fri, 4 Oct 2024 17:07:11 +0200 Message-ID: <20241004150749.261020-25-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004150749.261020-1-sil-plv@napatech.com> References: <20241004150749.261020-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001AC:EE_|PA4P190MB1230:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: bdb08a74-181a-4c1e-59ad-08dce4866329 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?mnPicqv3TWr9BsfnYchhdUIY8vJQcjpSQ69HHl0rk1/RItQldb3LY3DRZAHM?= =?us-ascii?Q?IepTGgB52Ud+WdUq//NPYWCZCkR0a9Ph70rWWaWNkK4/0OryJTW7MLoFrlxb?= =?us-ascii?Q?bQLlHi62hSJseiSiiI2e/V6ITUUdR74YMHK0+QKrSSEqsaXAEGmkWI6IFlFY?= =?us-ascii?Q?EnaZ0IKUNhjkArCRJKx6lrCC/Bv3TVz75Di4asWi+ofEnF3wrI+SE7HMQ8XZ?= =?us-ascii?Q?fV3Tx++TU97Qrd+b06XLDiflB3Z+NL43hGuPcLD4/xntXeJvgBAmZVFLY2wA?= =?us-ascii?Q?mPN56SxDak9DbzrBdq7gbkd5XOZ6nY/wJOpQBm72WVEnKklzOSfWNO8DZcA1?= =?us-ascii?Q?WbdR95mhppWMJM85UKegmlZogvVZ5abU9+Z+LZEndAfegCJ0qfjSva9BrnOf?= =?us-ascii?Q?uL/OXP6Ieoe4o3gLi6bhYVOcjTWiq5cywPCrYHXQyxTulkeZGH5gukD40030?= =?us-ascii?Q?0lKfnf5a0nOupayzPp53oXHv7UYFpE9BLzzeUf/r7qxKsGL4HXJwTRkUw+Mc?= =?us-ascii?Q?fXyTtjkREp382dBT3atfuAsBTLRi5chq49eHJ7gQP2XfJ4vXaPXzfDS+B9sd?= =?us-ascii?Q?cXJeynQzgMeQqPfA9QVv5VpAlTgXKmnGl0Jn7h/ZXgfuaE3a3wbVlHLikWiN?= =?us-ascii?Q?dZUVK5MiCKd0VWhRqW/O7RBxeGkk7T/4yf5Ukhn7Ss/f8YgjXOThLxMEnx29?= =?us-ascii?Q?TEWQL6SBkqDIlGkVblbzW31/++ovogGG1IaL9oqGFIYZjefSMOYvC36cgU14?= =?us-ascii?Q?63kj+vgH0EHlJp10iPwMICf6CSYtJaxKML8+OV8LalY7XtrVMYuMINVQcbd+?= =?us-ascii?Q?UcogfPBFcuTinn/NPMbMc+WlmV1Msu5DJI9V0PeNLJn0QjrLJDzVj7A1NqHf?= =?us-ascii?Q?2t2h25llmWpLQPjAt8IyzaCD62r1CnnL1/2G9S/bMutq9A8Cs4gmxXJzJ9wm?= =?us-ascii?Q?hPtZiSm7PMZ2vfJOiZ7rZSe1U9t0Cr4KD+ThNlyrqdaAcyuemB2O6C3ldA0P?= =?us-ascii?Q?s2hxqYqU93olvALb8eElxp9bQmlrWTpksN13PwREy0WyPT/YIBU6Kpq4kA6H?= =?us-ascii?Q?WFfEkoEMiNSEGr59mk8K5WIf7kblKxlnARZ4pS0w5/fftD+1DyWO2rnJziWa?= =?us-ascii?Q?P0EkFQaH/ebwQb2sFKqrWNGdN0f4sFiLwhIG4dxrITwutccz0G1KX61TzhZx?= =?us-ascii?Q?eFIgdqtML/T8cHVJbmerby87U8a+tOTY+ZvQtb1pdEPMm/DTuWFlfdqq9WE/?= =?us-ascii?Q?fktH0cfLjnWBQYjllLgOX44SsxikxXoq/eS/wBHPiEBOGE46U6r6LrwyAKqM?= =?us-ascii?Q?XJEfBEgLJpcgej9am4dA2NfKrPoH/feQEAJAw+KrXc87Z5AjQfNB8+Rnjc4J?= =?us-ascii?Q?xa9/V6FbckOdMOpK49d5m96WVFQg?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(1800799024)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: MKvlm8Q3w3fiiykZFgFRitlRnrTP3AmZt+wADUrQJsIxcsaAvb8Ol2iRmatDiz7vC8gppTcIj6MNiEMh7PkfPZuNLw7pJY2+MMcUPoom9GAsrR/OkXuODwmrrp62JR4tG/ugyrK6gcNbfb6Y3w0QZI6v0bBU2FfYAxiziR2EA2oYyBzS0siP077AlTM2h/xzavBmh5bhFK7DNtIV6USPbe8dEDX9MhdaD4Li2TGdrzJDOyy2tC1qIA1FpkTp4E+Z3Q162Yi6ciOThTc/an7o8A4bBmGuL9lM4s2FtaVVq0UQ2Wua9IH3xHT9BvioivcOQFS/oPnrfizLEBp07tbGH5L3uYvF0Xj4j4WITdtDD61oF97RU4nwWqZmP3iDoCYouZ+W6YQUhNfSPUGf4LTfmvcFGFIjQWW1KyDKyu6HxMVZD2TpfTsVMqH2oJGArtoJlqt4sQwsDkWGbHz5oGbuYWHs4UY/yR5+N0Gae/P4Eyvw/gS6l6VMu3SeOg4otboKIIgxWW+GxCDtI/9cmDv9wBmiq/mZ5FF1GOGRvtiDjuyi9kZlgch3CIP152VItYId0qv73CzGQrb+OqiMExZFWOGpLce65/hHXwZGVukcR1jHiNnfKSZXdcAhpJQWBAMC5d5JH+3Wi3p6TkwQ6BX7Cw== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:08:21.8297 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bdb08a74-181a-4c1e-59ad-08dce4866329 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001AC.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4P190MB1230 X-BESS-ID: 1728054503-302249-12638-31676-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.18.110 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpbG5oZAVgZQ0NDQIMnE2Cwlyc DI1MTEJDEl2cAsKdXcPCkxKcXUNDFNqTYWAPYdeH9BAAAA X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan14-151.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.50 BSF_RULE7568M META: Custom Rule 7568M 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_RULE7568M, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets he TX Inserter module injects zeros into an offset of a packet, effectively expanding the packet. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 13 ++++ .../ntnic/nthw/flow_filter/flow_nthw_tx_ins.c | 62 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_tx_ins.h | 35 +++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 2 + .../nthw/supported/nthw_fpga_reg_defs_ins.h | 30 +++++++++ .../supported/nthw_fpga_reg_defs_tx_ins.h | 23 +++++++ 8 files changed, 167 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index cc5e6fe100..7e0900f0eb 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -59,6 +59,7 @@ sources = files( 'nthw/flow_filter/flow_nthw_rpp_lr.c', 'nthw/flow_filter/flow_nthw_slc_lr.c', 'nthw/flow_filter/flow_nthw_tx_cpy.c', + 'nthw/flow_filter/flow_nthw_tx_ins.c', 'nthw/model/nthw_fpga_model.c', 'nthw/nthw_platform.c', 'nthw/nthw_rac.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index c12a3204bc..1b4c6d6b4d 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -18,6 +18,7 @@ #include "flow_nthw_pdb.h" #include "flow_nthw_rpp_lr.h" #include "flow_nthw_tx_cpy.h" +#include "flow_nthw_tx_ins.h" #include "ntnic_mod_reg.h" #include "nthw_fpga_model.h" #include "hw_mod_backend.h" @@ -43,6 +44,7 @@ static struct backend_dev_s { struct hfu_nthw *p_hfu_nthw; /* TPE module */ struct rpp_lr_nthw *p_rpp_lr_nthw; /* TPE module */ struct tx_cpy_nthw *p_tx_cpy_nthw; /* TPE module */ + struct tx_ins_nthw *p_tx_ins_nthw; /* TPE module */ struct csu_nthw *p_csu_nthw; /* TPE module */ struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; @@ -1831,6 +1833,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_csu_nthw = NULL; } + /* Init nthw TX_INS */ + if (tx_ins_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct tx_ins_nthw *ptr = tx_ins_nthw_new(); + tx_ins_nthw_init(ptr, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_tx_ins_nthw = ptr; + + } else { + be_devs[physical_adapter_no].p_tx_ins_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; @@ -1852,6 +1864,7 @@ static void bin_flow_backend_done(void *dev) hfu_nthw_delete(be_dev->p_hfu_nthw); rpp_lr_nthw_delete(be_dev->p_rpp_lr_nthw); tx_cpy_nthw_delete(be_dev->p_tx_cpy_nthw); + tx_ins_nthw_delete(be_dev->p_tx_ins_nthw); } static const struct flow_backend_ops ops = { diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c new file mode 100644 index 0000000000..5d9867981e --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c @@ -0,0 +1,62 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_tx_ins.h" + +struct tx_ins_nthw *tx_ins_nthw_new(void) +{ + struct tx_ins_nthw *p = malloc(sizeof(struct tx_ins_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +void tx_ins_nthw_delete(struct tx_ins_nthw *p) +{ + if (p) { + (void)memset(p, 0, sizeof(*p)); + free(p); + } +} + +int tx_ins_nthw_init(struct tx_ins_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_TX_INS, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: TxIns %d: no such instance\n", p_adapter_id_str, + n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_tx_ins = nthw_fpga_query_module(p_fpga, MOD_TX_INS, n_instance); + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_tx_ins, INS_RCP_CTRL); + p->mp_rcp_addr = nthw_register_get_field(p->mp_rcp_ctrl, INS_RCP_CTRL_ADR); + p->mp_rcp_cnt = nthw_register_get_field(p->mp_rcp_ctrl, INS_RCP_CTRL_CNT); + p->mp_rcp_data = nthw_module_get_register(p->m_tx_ins, INS_RCP_DATA); + p->mp_rcp_data_dyn = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_DYN); + p->mp_rcp_data_ofs = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_OFS); + p->mp_rcp_data_len = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_LEN); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h new file mode 100644 index 0000000000..4e7c4133da --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h @@ -0,0 +1,35 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __FLOW_NTHW_TX_INS_H__ +#define __FLOW_NTHW_TX_INS_H__ + +#include + +#include "nthw_fpga_model.h" + +struct tx_ins_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_tx_ins; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_addr; + nthw_field_t *mp_rcp_cnt; + + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_dyn; + nthw_field_t *mp_rcp_data_ofs; + nthw_field_t *mp_rcp_data_len; +}; + +struct tx_ins_nthw *tx_ins_nthw_new(void); +void tx_ins_nthw_delete(struct tx_ins_nthw *p); +int tx_ins_nthw_init(struct tx_ins_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int tx_ins_nthw_setup(struct tx_ins_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* __FLOW_NTHW_TX_INS_H__ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 14e031dc69..0d5385a313 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -39,6 +39,7 @@ #define MOD_SDC (0xd2369530UL) #define MOD_SLC_LR (0x969fc50bUL) #define MOD_TX_CPY (0x60acf217UL) +#define MOD_TX_INS (0x59afa100UL) #define MOD_IDX_COUNT (14) /* aliases - only aliases go below this point */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 6eebab65a2..605196e30e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -26,6 +26,7 @@ #include "nthw_fpga_reg_defs_i2cm.h" #include "nthw_fpga_reg_defs_ifr.h" #include "nthw_fpga_reg_defs_iic.h" +#include "nthw_fpga_reg_defs_ins.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" #include "nthw_fpga_reg_defs_pcie3.h" @@ -40,6 +41,7 @@ #include "nthw_fpga_reg_defs_slc.h" #include "nthw_fpga_reg_defs_slc_lr.h" #include "nthw_fpga_reg_defs_tx_cpy.h" +#include "nthw_fpga_reg_defs_tx_ins.h" /* aliases */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h new file mode 100644 index 0000000000..8aaef2a8f6 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h @@ -0,0 +1,30 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_ins.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_INS_ +#define _NTHW_FPGA_REG_DEFS_INS_ + +/* INS */ +#define NTHW_MOD_INS (0x24df4b78UL) +#define INS_RCP_CTRL (0x93de4e05UL) +#define INS_RCP_CTRL_ADR (0x3ae620a8UL) +#define INS_RCP_CTRL_CNT (0x2aeeb979UL) +#define INS_RCP_DATA (0x3c0fcc1cUL) +#define INS_RCP_DATA_DYN (0xc6aa4fccUL) +#define INS_RCP_DATA_LEN (0x2ece4329UL) +#define INS_RCP_DATA_OFS (0x64a3c26aUL) + +#endif /* _NTHW_FPGA_REG_DEFS_INS_ */ + +/* + * Auto-generated file - do *NOT* edit + */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h new file mode 100644 index 0000000000..26635bd0a2 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h @@ -0,0 +1,23 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_tx_ins.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_TX_INS_ +#define _NTHW_FPGA_REG_DEFS_TX_INS_ + +/* TX_INS */ +#define NTHW_MOD_TX_INS (0x59afa100UL) + +#endif /* _NTHW_FPGA_REG_DEFS_TX_INS_ */ + +/* + * Auto-generated file - do *NOT* edit + */ -- 2.45.0