From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C099745AAF; Fri, 4 Oct 2024 17:54:03 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6F40442E9B; Fri, 4 Oct 2024 17:51:27 +0200 (CEST) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id 1E2D142DD4 for ; Fri, 4 Oct 2024 17:51:22 +0200 (CEST) Received: from EUR03-DBA-obe.outbound.protection.outlook.com (mail-dbaeur03lp2173.outbound.protection.outlook.com [104.47.51.173]) by mx-outbound22-159.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:51:21 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Sm0AJMq+Xap16mj92P1TcoQtHDd9q+nRSPUJwV1ev36cHSVBopdbPIcEUVsXnWech9qAk6it197moJBvzYZLXihP1fn4LqoyKlj+uU8ra16ux1579wbYLJweLEWOcT4W+Eobfpi5ZCv7xd78DASK/I7WFZEKaRPWnZklH9/hEczaUOwiV0MXwsT14dCbLJJrtgSTZB2eqNhSdxj4ZRwitTOlw9DbUKvUFjpxQ1xRwTgJWSERN9h1o/KDaTmPgQe17vdWvp82rfgppTeFt4UIfnLbQWiVBNZQWlL1Ah8bzBlaE2F2JuQsmx0aWA+IQBRZPc28aqXlxHFutxvzOcVcJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=He3S6m7kJ3Xag+jT56h7FD4ba2B4AVdH+Ae48QI0E/I=; b=TEUw1HqxgoWtdtL2/le2T5fPZZ5/fqnzLQc+aVE6YQVMuP6Fo0fqAxsm73A+qq2f/QRCLXn6C7pEea3dXMhreTuhufTOpwBLi1azZMH2uigY/hbkOAztS4dvdizB74jcy7VVxmArR/aje/GPAdGb/NNFcsz0srIORASFHIvKeYdE+iVGwpMMm2vz13kmdCJrwZSpLFeORHmRDQgh+LPugPA1eSL0NGYX6wqKBq9DgUsLts3pT/aJLK8PstCVV7/3unJIajfLqSGT/5w0iQEZ23qKUv4ZHxsFQ8V+OUHj9+JRrjGu3rXRNtsu8BjTd8yNCqDZubnoi0hho4G5XIKb4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=He3S6m7kJ3Xag+jT56h7FD4ba2B4AVdH+Ae48QI0E/I=; b=Takzfid3OTaIGSmN9wd51Bqbr8PlIC4u2QscSvW5eheP4HJVajuDWHDkv4aYnwwcfw4h8j34/NRaejSqZpoJgU+SBFeOtt0KStsvGY+x+TLkZkjOh81jtRtrlZSorvikicLVlVb+jDQliIsLoynt9qFeIn/SFkWNnp4Xe8FRJyI= Received: from AM0PR10CA0107.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::24) by AM9P190MB1281.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:268::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18; Fri, 4 Oct 2024 15:36:01 +0000 Received: from AM2PEPF0001C715.eurprd05.prod.outlook.com (2603:10a6:208:e6:cafe::76) by AM0PR10CA0107.outlook.office365.com (2603:10a6:208:e6::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18 via Frontend Transport; Fri, 4 Oct 2024 15:36:01 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AM2PEPF0001C715.mail.protection.outlook.com (10.167.16.185) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:36:01 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 1/5] net/ntnic: update NT NiC PMD driver with FPGA version Date: Fri, 4 Oct 2024 17:34:19 +0200 Message-ID: <20241004153551.267935-2-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004153551.267935-1-sil-plv@napatech.com> References: <20241004153551.267935-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM2PEPF0001C715:EE_|AM9P190MB1281:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: eed4192b-aa38-4c12-1d11-08dce48a4041 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?wDlJRcuZX957LkQtpvDimUep0sJmI7sw8aOIUc6ti6/gGQYAtbjL7/E/k9AQ?= =?us-ascii?Q?BluRS43LldLD69LWZAsx8UuK9M/D3++k/pPcs7CIl5uN+HHGtoNijQyQv+za?= =?us-ascii?Q?9+fqiL3vPzTK3LMa1rAkiujghvsyI1zL2m93mG2ynYDYz9bc1qTb+xFc9F9D?= =?us-ascii?Q?G1EHNc5McmXacfY+ixxhnoXi6WWSbnS66xEjtVL8LFBlb26G3hjCwuBff6KG?= =?us-ascii?Q?FVApjwthBsh/cMk9uEBlQFXbPtdoFJQjb21UIBiag3UXd0GGWwrORN20BOSy?= =?us-ascii?Q?94wWaf9fYlYhrlt1eh+jaht+iROLh8iE5+Mc0tS+z6Uz98AFsHhbzc9oes+h?= =?us-ascii?Q?Tm3egc1r/wu5iCig1xbgWEMG2Hfuh/bNaluk1Eqo+LZAbHkvCQr/EYHRoj1S?= =?us-ascii?Q?JefnidtJ+k7Z7awPDuh0V3AXhiRx9KTdNauApKAGqG/1hxdiw6js16uASmDp?= =?us-ascii?Q?xP6olhCniBdUKB5UzAkmceO36XwBGu1AT8u1Ds93VSBo4tpcto6d7p0vAKlL?= =?us-ascii?Q?kIZoqdwAgZ61hGiMIB4RVakb/r4IhdhEjj8tZgdnsK62h3aI0jU3e5XeMAyA?= =?us-ascii?Q?M4CBZmj5K/ZHUwUJaadZZsX4Kkz/Sd1QEgF8YKcJTaEO6mYxwkXAcVjyq7dA?= =?us-ascii?Q?wuZBwtVdOJyImnC/BYs2Uad5Yo6pFLnAXj9OdbObkViRDGlE9IYG7AEzB8QG?= =?us-ascii?Q?5PYqKRcu6vWQ1Okl9gC0hr+6OOsAsNU+UWESpTwDkmaZ9fGN44pn0tgba9Mj?= =?us-ascii?Q?m1qzcjESJmRUYsw7PrIKyEm8abZTZrClOg/2h6uz6h6wY09q8CNp/ZJNxT89?= =?us-ascii?Q?CyXHdazD172CwPAhBZQQQCBH7YKyh3dS/bTIJN/nkNJkP7UgLN8o2wn4x5ah?= =?us-ascii?Q?Nv166/Mdb7lONqanBfFyCkyn1OFDNRyayrVBxIaSQ/Yyg4NaKv9wf13bNUw5?= =?us-ascii?Q?kCLJjIfGO7bO8tnolEZ1t2f4dyVjeaMLdHorvhp6Kf5TYxpKTrqQdJgyGene?= =?us-ascii?Q?HEPSVxXSt4fpAidlkLz5fG9auftaVChgzEl9ZwDmv/7PboD+I5c7xTJrQvOa?= =?us-ascii?Q?UK1207meLAzmtC64GHS97fhC5bGkKXEdm+pkhQZcj1oPM4VQe/q7VwS2O78u?= =?us-ascii?Q?eQ82GMzJOG4VUj4gA75ReLuZgv5TxDniXHlEwIhZVL8n+0/sMmfSIJQB8KHn?= =?us-ascii?Q?z0OkCC5PaEkcFj/cLDabInQWK517+hnt9TggUCzguo2eSfqUKoXhtMzcjkMU?= =?us-ascii?Q?QfbRefwPAHO4mLA+SKRxlUL2O/V65zOlV3p0nxQBGaK1sbjH00gHEQ0tSqNA?= =?us-ascii?Q?8s7KKrh2/R71gfWwJU2N+CEWqFhahA3hHGfkyoCCyqsHm0MQ9LEvtNNPnHVO?= =?us-ascii?Q?P3ueppc5s3RheyBnkBivdaW2MbrI?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 1VYEBpVrp1MThkREM/YqCSYDZfU4PTVBGkvLTc3UfyLUmkbxjp7hd072W8OZscr+wjB9Wvw7MkwLRdz7HdX9mftGrekSbnx0PszSWei5uBxCemm9Yub2CtC4eet5/UmZ5ORGtyPjAOOxnNl1fa6PpsxPJ3oUC+2Bzh8dE+GsIG+XKFeZ2ZGBdA7HNrnOIHeqs3WSwG/PgOK9JYrrn2aUmwnlDNlzQYwnpzE0W03yPOCmN0Qpp2Nqfhv0r/9tNreHu/CiFs4quLd3uv+I+gkEJ9NGMHViugvV3eN6aW8fO/+YSJ+R2SWcBYI4yWm05SotEUTRwiI5Qqst9+Jz6MHc6LjNnQQU126W1tZP1axEHkuzjXQ4IBzDDchNVaxglmMpvecGek5YYcY61SMFQVSXaYXecRMqVn4a4WMAQYM2GDDIUyHppI0+DQTsdHTkwYX7clTRRl6K5IyYMlyIRlLdbL4To1VDPMqycciKvnWDqPWKwa0jribzh6ZeY/dvTS9buzSU5FTIPUOzkSH//SBnkpKDle0SiDJV88b+g9QKK5ARILai+MrPPCRZlkfEiLJNDi9ZE+1Ze6liwNbrI+cK3QH15Up18St3ySqJw//DWTM1e0Cb0XIt7QQQVogGEdYI/JHK6beSv0UGY9za9xhpHg== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:36:01.2521 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: eed4192b-aa38-4c12-1d11-08dce48a4041 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C715.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9P190MB1281 X-OriginatorOrg: napatech.com X-BESS-ID: 1728057081-305791-12643-36029-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.51.173 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVhamRmZAVgZQ0CjVJNXM1DzVOM XEMjEx1cLI0NDUJCXRwCLJzNzIyMxEqTYWADW0IdZBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan11-98.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets Update base FPGA files to the new version(39->49) Fix code style problems Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 2 +- .../net/ntnic/nthw/model/nthw_fpga_model.c | 11 +++--- ...9_0000.c => nthw_fpga_9563_055_049_0000.c} | 34 +++++++++---------- .../nthw/supported/nthw_fpga_instances.c | 2 +- .../nthw/supported/nthw_fpga_instances.h | 2 +- 5 files changed, 25 insertions(+), 26 deletions(-) rename drivers/net/ntnic/nthw/supported/{nthw_fpga_9563_055_039_0000.c => nthw_fpga_9563_055_049_0000.c} (98%) diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 9df2378f7c..e9f2110b8f 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -26,7 +26,7 @@ sources = files( 'link_mgmt/link_100g/nt4ga_link_100g.c', 'link_mgmt/nt4ga_link.c', 'nim/i2c_nim.c', - 'nthw/supported/nthw_fpga_9563_055_039_0000.c', + 'nthw/supported/nthw_fpga_9563_055_049_0000.c', 'nthw/supported/nthw_fpga_instances.c', 'nthw/supported/nthw_fpga_mod_str_map.c', 'nthw/core/nt200a0x/clock_profiles/nthw_fpga_clk9563.c', diff --git a/drivers/net/ntnic/nthw/model/nthw_fpga_model.c b/drivers/net/ntnic/nthw/model/nthw_fpga_model.c index 8ed00248ea..f8e6da2d7f 100644 --- a/drivers/net/ntnic/nthw/model/nthw_fpga_model.c +++ b/drivers/net/ntnic/nthw/model/nthw_fpga_model.c @@ -31,8 +31,7 @@ static const char *get_bus_name(int n_bus_type_id) if (n_bus_type_id >= 1 && n_bus_type_id <= (int)ARRAY_SIZE(sa_nthw_fpga_bus_type_str)) return sa_nthw_fpga_bus_type_str[n_bus_type_id]; - else - return "ERR"; + return "ERR"; } /* @@ -1146,16 +1145,16 @@ static int nthw_field_wait_cond32(const nthw_field_t *p, enum nthw_field_match e while (true) { uint32_t val = nthw_field_get_updated(p); - if (e_match == NTHW_FIELD_MATCH_SET_ANY && val != 0) { + if (e_match == NTHW_FIELD_MATCH_SET_ANY && val != 0) return 0; - } else if (e_match == NTHW_FIELD_MATCH_SET_ALL && val == n_mask) { + if (e_match == NTHW_FIELD_MATCH_SET_ALL && val == n_mask) return 0; - } else if (e_match == NTHW_FIELD_MATCH_CLR_ALL && val == 0) { + if (e_match == NTHW_FIELD_MATCH_CLR_ALL && val == 0) return 0; - } else if (e_match == NTHW_FIELD_MATCH_CLR_ANY) { + if (e_match == NTHW_FIELD_MATCH_CLR_ANY) { uint32_t mask = nthw_field_get_mask(p); if (val != mask) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c similarity index 98% rename from drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c rename to drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c index e26a275958..cbebcff541 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_039_0000.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c @@ -179,7 +179,7 @@ static nthw_fpga_register_init_s gpio_phy_registers[] = { }; static nthw_fpga_field_init_s hif_build_time_fields[] = { - { HIF_BUILD_TIME_TIME, 32, 0, 1713859545 }, + { HIF_BUILD_TIME_TIME, 32, 0, 1726740521 }, }; static nthw_fpga_field_init_s hif_config_fields[] = { @@ -202,7 +202,7 @@ static nthw_fpga_field_init_s hif_prod_id_ex_fields[] = { static nthw_fpga_field_init_s hif_prod_id_lsb_fields[] = { { HIF_PROD_ID_LSB_GROUP_ID, 16, 16, 9563 }, - { HIF_PROD_ID_LSB_REV_ID, 8, 0, 39 }, + { HIF_PROD_ID_LSB_REV_ID, 8, 0, 49 }, { HIF_PROD_ID_LSB_VER_ID, 8, 8, 55 }, }; @@ -247,27 +247,27 @@ static nthw_fpga_field_init_s hif_test1_fields[] = { }; static nthw_fpga_field_init_s hif_uuid0_fields[] = { - { HIF_UUID0_UUID0, 32, 0, 1237800326 }, + { HIF_UUID0_UUID0, 32, 0, 1021928912 }, }; static nthw_fpga_field_init_s hif_uuid1_fields[] = { - { HIF_UUID1_UUID1, 32, 0, 3057550372 }, + { HIF_UUID1_UUID1, 32, 0, 2998983545 }, }; static nthw_fpga_field_init_s hif_uuid2_fields[] = { - { HIF_UUID2_UUID2, 32, 0, 2445752330 }, + { HIF_UUID2_UUID2, 32, 0, 827210969 }, }; static nthw_fpga_field_init_s hif_uuid3_fields[] = { - { HIF_UUID3_UUID3, 32, 0, 1864147557 }, + { HIF_UUID3_UUID3, 32, 0, 462142918 }, }; static nthw_fpga_register_init_s hif_registers[] = { - { HIF_BUILD_TIME, 16, 32, NTHW_FPGA_REG_TYPE_RO, 1713859545, 1, hif_build_time_fields }, + { HIF_BUILD_TIME, 16, 32, NTHW_FPGA_REG_TYPE_RO, 1726740521, 1, hif_build_time_fields }, { HIF_CONFIG, 24, 7, NTHW_FPGA_REG_TYPE_RW, 0, 3, hif_config_fields }, { HIF_CONTROL, 40, 13, NTHW_FPGA_REG_TYPE_MIXED, 4097, 3, hif_control_fields }, { HIF_PROD_ID_EX, 112, 32, NTHW_FPGA_REG_TYPE_RO, 1, 3, hif_prod_id_ex_fields }, - { HIF_PROD_ID_LSB, 0, 32, NTHW_FPGA_REG_TYPE_RO, 626734887, 3, hif_prod_id_lsb_fields }, + { HIF_PROD_ID_LSB, 0, 32, NTHW_FPGA_REG_TYPE_RO, 626734897, 3, hif_prod_id_lsb_fields }, { HIF_PROD_ID_MSB, 8, 22, NTHW_FPGA_REG_TYPE_RO, 200, 2, hif_prod_id_msb_fields }, { HIF_SAMPLE_TIME, 96, 1, NTHW_FPGA_REG_TYPE_WO, 0, 1, hif_sample_time_fields }, { HIF_STATUS, 32, 10, NTHW_FPGA_REG_TYPE_MIXED, 0, 3, hif_status_fields }, @@ -277,10 +277,10 @@ static nthw_fpga_register_init_s hif_registers[] = { { HIF_STAT_TX, 80, 32, NTHW_FPGA_REG_TYPE_RO, 0, 1, hif_stat_tx_fields }, { HIF_TEST0, 48, 32, NTHW_FPGA_REG_TYPE_RW, 287454020, 1, hif_test0_fields }, { HIF_TEST1, 56, 32, NTHW_FPGA_REG_TYPE_RW, 2864434397, 1, hif_test1_fields }, - { HIF_UUID0, 128, 32, NTHW_FPGA_REG_TYPE_RO, 1237800326, 1, hif_uuid0_fields }, - { HIF_UUID1, 144, 32, NTHW_FPGA_REG_TYPE_RO, 3057550372, 1, hif_uuid1_fields }, - { HIF_UUID2, 160, 32, NTHW_FPGA_REG_TYPE_RO, 2445752330, 1, hif_uuid2_fields }, - { HIF_UUID3, 176, 32, NTHW_FPGA_REG_TYPE_RO, 1864147557, 1, hif_uuid3_fields }, + { HIF_UUID0, 128, 32, NTHW_FPGA_REG_TYPE_RO, 1021928912, 1, hif_uuid0_fields }, + { HIF_UUID1, 144, 32, NTHW_FPGA_REG_TYPE_RO, 2998983545, 1, hif_uuid1_fields }, + { HIF_UUID2, 160, 32, NTHW_FPGA_REG_TYPE_RO, 827210969, 1, hif_uuid2_fields }, + { HIF_UUID3, 176, 32, NTHW_FPGA_REG_TYPE_RO, 462142918, 1, hif_uuid3_fields }, }; static nthw_fpga_field_init_s iic_adr_fields[] = { @@ -1071,7 +1071,7 @@ static nthw_fpga_module_init_s fpga_modules[] = { static nthw_fpga_prod_param_s product_parameters[] = { { NT_BUILD_NUMBER, 0 }, - { NT_BUILD_TIME, 1713859545 }, + { NT_BUILD_TIME, 1726740521 }, { NT_CATEGORIES, 64 }, { NT_CAT_DCT_PRESENT, 0 }, { NT_CAT_END_OFS_SUPPORT, 0 }, @@ -1101,7 +1101,7 @@ static nthw_fpga_prod_param_s product_parameters[] = { { NT_FLM_CACHE, 1 }, { NT_FLM_CATEGORIES, 32 }, { NT_FLM_ENTRY_SIZE, 64 }, - { NT_FLM_LOAD_APS_MAX, 260000000 }, + { NT_FLM_LOAD_APS_MAX, 270000000 }, { NT_FLM_LOAD_LPS_MAX, 300000000 }, { NT_FLM_PRESENT, 1 }, { NT_FLM_PRIOS, 4 }, @@ -1176,7 +1176,7 @@ static nthw_fpga_prod_param_s product_parameters[] = { { NT_QUEUES, 128 }, { NT_RAC_RAB_INTERFACES, 3 }, { NT_RAC_RAB_OB_UPDATE, 0 }, - { NT_REVISION_ID, 39 }, + { NT_REVISION_ID, 49 }, { NT_RMC_LAG_GROUPS, 1 }, { NT_RMC_PRESENT, 1 }, { NT_ROA_CATEGORIES, 1024 }, @@ -1225,6 +1225,6 @@ static nthw_fpga_prod_param_s product_parameters[] = { { 0, -1 }, /* END */ }; -nthw_fpga_prod_init_s nthw_fpga_9563_055_039_0000 = { - 200, 9563, 55, 39, 0, 0, 1713859545, 152, product_parameters, 15, fpga_modules, +nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = { + 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 15, fpga_modules, }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c index 4fe7f7ea94..c8a310c415 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.c @@ -5,4 +5,4 @@ #include "nthw_fpga_instances.h" -nthw_fpga_prod_init_s *nthw_fpga_instances[] = { &nthw_fpga_9563_055_039_0000, NULL }; +nthw_fpga_prod_init_s *nthw_fpga_instances[] = { &nthw_fpga_9563_055_049_0000, NULL }; diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h index d0e6f7b429..3e5983f763 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_instances.h @@ -6,4 +6,4 @@ #include "fpga_model.h" extern nthw_fpga_prod_init_s *nthw_fpga_instances[]; -extern nthw_fpga_prod_init_s nthw_fpga_9563_055_039_0000; +extern nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000; -- 2.45.0