From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A336245AAF; Fri, 4 Oct 2024 17:50:36 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 8ACE94279F; Fri, 4 Oct 2024 17:50:36 +0200 (CEST) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id 1244042797 for ; Fri, 4 Oct 2024 17:50:34 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05lp2168.outbound.protection.outlook.com [104.47.17.168]) by mx-outbound22-159.eu-central-1b.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:50:32 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=gC2HqFI/ERlwFm3JipHEGOgMe/PKpOpWkccT1Z2OO8GnlgIdfkLzk8NOE8v0jIAh2H/maSrro2JBVIAlYO7hnsYguVi4mYB7DsFRB43Xm4bEnia2fWUIxoiRfSIL2LUTYWWDTAGmYFqvpFBTBzB/vxsfFTTO56HDryyO56/84zyrWoCUmlEUd3TFAc1vYNoRLNGqXsFEh10UMfy0R9q3d9Nnt2Ewce6HyEl+BQyv6pzmcoZzADxqvjbaD75ctylJJS4+oeDR9vU7oFvHj1UvP8GP88fzGGP09DKIIrIsFyb/DNTuRyFXG0jvMDdX8DrLyTyWeD7rcVksrW5wOi7R2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=iC2fEP617U9Ale0rtyGA8Ykji7USJBbdrpOBtr5suaw=; b=orfvU3ybxoSHco6oxOPRmUl/ESrLQWjRfLeR3cfd4396HYjtZffFLxI9jkaTuw5pA5VAy1DIhYOjPjItfAuZ685aJ6bnnEPupbfGTyKWJlqp3xkdDAq1YK/8khDTmBCXPM7pVQE0mqrnQdMkg4f7umyXiJA6ssNkF6bGZs0yi6Hu1WL8O8wdJWEP5mRccCfLyCVZ/Eg0j5BEqrie1qR/nSmDBazKpu+xdzo4hPJyUlSmfj/mJkRpWwvx2mLxzrP2QCpSX5UIg7lKPqjGfoqibvTRpGtM2OMvntlQ9K0F2j2Usn1tJpdnAoxda54rS1XG1KOT0Eh+gC7rpOFWMfKbcA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=iC2fEP617U9Ale0rtyGA8Ykji7USJBbdrpOBtr5suaw=; b=ouaSOMaPA9Ub6E0BqgfxEtz4LyUoLmWMRXw3HSYdL4qleRlS5X6GvdZBDVaAXwaCq20wR5cHbUpeT7fD50pjm4Je8guyZwfrGPWGXgeKNObCsK443kCfbAhqcIHIrsf61fdc65KkQzwFUUkI5ARrKmPrj/zxrHffhedXDPGhk2c= Received: from AM0PR10CA0115.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::32) by GVXP190MB1846.EURP190.PROD.OUTLOOK.COM (2603:10a6:150:3e::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.16; Fri, 4 Oct 2024 15:36:18 +0000 Received: from AM2PEPF0001C715.eurprd05.prod.outlook.com (2603:10a6:208:e6:cafe::88) by AM0PR10CA0115.outlook.office365.com (2603:10a6:208:e6::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18 via Frontend Transport; Fri, 4 Oct 2024 15:36:17 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AM2PEPF0001C715.mail.protection.outlook.com (10.167.16.185) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:36:17 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 18/31] net/ntnic: add insert (Tx INS) flow module Date: Fri, 4 Oct 2024 17:34:41 +0200 Message-ID: <20241004153551.267935-24-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004153551.267935-1-sil-plv@napatech.com> References: <20241004153551.267935-1-sil-plv@napatech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM2PEPF0001C715:EE_|GVXP190MB1846:EE_ Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 366572e8-2d52-451e-f92c-08dce48a4a1d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?E6nq70I7G1AfVBZGWVCjqoydj3y/pdqd+1ayZm5LzWRw3zdWde0dvOgS8+mA?= =?us-ascii?Q?zO3L58qhsPRC25YS6JQvMsL8Txt55ekPLjTI4ZU//3cSXXJZv59YV6sVkaCz?= =?us-ascii?Q?wMuRWjfxRyWgUVjNnnu3d5/ULuMH2AoyqyIRvukVoQOJ+34/4i8YLBlEX9U6?= =?us-ascii?Q?XyKZPOzIxfXGcu3Kt8acEMU5oZG5IkHZSH0bfZzSledU8CXJ71Lzn2YKahHh?= =?us-ascii?Q?8Z2PhzoJc9QXh2lZlVmdRo2QR/ADeaLQYHXXkarJsigpjCXGSA66qNlMc6ce?= =?us-ascii?Q?8T2TXMc7k7ypNV9AZ9O3W/glqixtfszw9GN+KKUVR+s7D8Xzz2muv0v+V+1t?= =?us-ascii?Q?Uplq3qdMa7l6QmvfdYfhuumgv09/OPTrIdoQ5zhIcA6HTYaJcf+aL2Nv+iUx?= =?us-ascii?Q?5FTzizi8qT+C80tv8VxOS/leazYc0vd20l4ziq9K3bA2BKmzXLNgkp0CDewi?= =?us-ascii?Q?lgcO+GEgKJJkkJNqEGvXWV1i4KLwXZuiuOoPs4UgeGt3y5jjE2BGbkavh8MF?= =?us-ascii?Q?PZCNQPBSWQfCg9Y3pz8DQHWQjKTKtl2SZjeGK2mxjozMnB5rw1tIbjrgBF5U?= =?us-ascii?Q?hnEYGDbbKi6+GsL4jjp1tGujcJDnBzTruGQsapQ3R3jot0hMundrikv2Na3I?= =?us-ascii?Q?tvai2Sn/lMtZbqi2BSJKALxboRUVPjW+hB5/8amJoh8EkZda788TsMNBAyn1?= =?us-ascii?Q?qa+CoToUiB/YDWf21l1e6OIPXv+GBeaiY/+q9WY0SEf9TXr4WpGt9kJtOQPA?= =?us-ascii?Q?d9wzt4BSKVPT0yI08j+UIijZENoHRjoeN0ZoWkDIJ6YB9V6MqOL1qgM+mbBl?= =?us-ascii?Q?Cco8EF9FihS2VAHadQ2iTxFLbm4krPOwefe7Zvu6Q4SbkQP/+s+3gp0R407G?= =?us-ascii?Q?tt4nCwoOwV0cE/5czhS833swEwm5EjmZycFR9JOAGtqBgYRe0dxGpU4Gu/Vs?= =?us-ascii?Q?3igpk4ghaRH6NRF60V9seJm+3c1pPVyQzry/ncUCyDxAlqmXHxv4Vkljti47?= =?us-ascii?Q?33kkU8W4Iu9thtAD2jr8pHM+oQLtNigBe5fFXNINpUOnGLj9TEKHHQx4jAbZ?= =?us-ascii?Q?U5wcFXzl4FDI0irJJoJciMCycTmz5b70RmlshcqBPYgxpFa9SLc66+qmyJqN?= =?us-ascii?Q?vm6SLl2HOiuV/4+Ih1KiW325mQLtZsr3w0A2xmWOzAdhWnpX9tRx/UB/Ve/x?= =?us-ascii?Q?MushfiKz5hxskyvrQnepFfYdFF0jZfvg7u1tpGKyoeQJKJpmZSJmmZjWXZeb?= =?us-ascii?Q?MJNs0hUxnIK1D0hdJfpwpmYVbjIjsDADVrILN1IBpUJheW8nJtpJipTTf5WU?= =?us-ascii?Q?zUvQOqVXOvDmyxnJ3u2lcXw31v9OAOzKiIRqlDp0dBnjGXSMec/3301NWdHj?= =?us-ascii?Q?n5MnUlmFLDBQQRZqy7K0V6p6gcqE?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: 0tXu4Xg3zjxqZ/uFQPUhnM7SZPVdEixQ4SNNLGiCKlqlYIRDLxkqGGTbMY5fEm6bSeBfQhrTZx/Vuhzt7SfHpgp+a6unKHSkpT2LC5hG6k8sD7briYU9GmREy6Wa87vSuvrhhSZ0F6ziDGjZ+Q8pzDcpriiG5uKCPjkqjKRZbNCH0I2t9shsDfCWYct0qZ42buUb78yN2lghWESU70lXoE7ZZUdNb53XlKeaFUYQZ7g1j9kCqOV7Uiaeuv1BQwxIRfb+kdbUi0shvkp44IDmD7Wdn6O8+0yAEN7f1wXZB5GNb6vi/KidVur/VavSVfAkIC8k60AMcyzN280v9nuICLgq55BN9EhPLnRNQ7bFAQqsZ4OeoOH3Czmp14pL+lzc7S9PoFdnp3SkpaxQgYim0CoMW7nX7yuWFT4u5BUq6ArEmhaKZqWi0waFBSbeiZ9qcgletXnEWZJJdtPtv4wX7R10SwqTeSHuQXIY9RW6KLKkJdj+Q0pK/uvJRwHQ/R3a7dwJ5MsQuoCMmyjFWYC/cXQktOX/1L3B7MOKY/3v6E8sJ+j0T8AST0HCdEGqpVbbin2NdFXQ/wT88M3wQhmdf6PK+CaIW3rkTAnw1UGdqPiIwLFrEK3+xCjFEnYOCbIFOjDLuE+X8SoWnyBtYkHpaw== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:36:17.8147 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 366572e8-2d52-451e-f92c-08dce48a4a1d X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C715.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXP190MB1846 X-OriginatorOrg: napatech.com X-BESS-ID: 1728057032-305791-12647-35994-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.17.168 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpbG5oZAVgZQ0NDQIMnE2Cwlyc DI1MTEJDEl2cAsKdXcPCkxKcXUNDFNqTYWAPYdeH9BAAAA X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan20-7.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.50 BSF_RULE7568M META: Custom Rule 7568M 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_RULE7568M, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets he TX Inserter module injects zeros into an offset of a packet, effectively expanding the packet. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 13 ++++ .../ntnic/nthw/flow_filter/flow_nthw_tx_ins.c | 62 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_tx_ins.h | 35 +++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 2 + .../nthw/supported/nthw_fpga_reg_defs_ins.h | 30 +++++++++ .../supported/nthw_fpga_reg_defs_tx_ins.h | 23 +++++++ 8 files changed, 167 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index cc5e6fe100..7e0900f0eb 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -59,6 +59,7 @@ sources = files( 'nthw/flow_filter/flow_nthw_rpp_lr.c', 'nthw/flow_filter/flow_nthw_slc_lr.c', 'nthw/flow_filter/flow_nthw_tx_cpy.c', + 'nthw/flow_filter/flow_nthw_tx_ins.c', 'nthw/model/nthw_fpga_model.c', 'nthw/nthw_platform.c', 'nthw/nthw_rac.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index c12a3204bc..1b4c6d6b4d 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -18,6 +18,7 @@ #include "flow_nthw_pdb.h" #include "flow_nthw_rpp_lr.h" #include "flow_nthw_tx_cpy.h" +#include "flow_nthw_tx_ins.h" #include "ntnic_mod_reg.h" #include "nthw_fpga_model.h" #include "hw_mod_backend.h" @@ -43,6 +44,7 @@ static struct backend_dev_s { struct hfu_nthw *p_hfu_nthw; /* TPE module */ struct rpp_lr_nthw *p_rpp_lr_nthw; /* TPE module */ struct tx_cpy_nthw *p_tx_cpy_nthw; /* TPE module */ + struct tx_ins_nthw *p_tx_ins_nthw; /* TPE module */ struct csu_nthw *p_csu_nthw; /* TPE module */ struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; @@ -1831,6 +1833,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_csu_nthw = NULL; } + /* Init nthw TX_INS */ + if (tx_ins_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct tx_ins_nthw *ptr = tx_ins_nthw_new(); + tx_ins_nthw_init(ptr, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_tx_ins_nthw = ptr; + + } else { + be_devs[physical_adapter_no].p_tx_ins_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; @@ -1852,6 +1864,7 @@ static void bin_flow_backend_done(void *dev) hfu_nthw_delete(be_dev->p_hfu_nthw); rpp_lr_nthw_delete(be_dev->p_rpp_lr_nthw); tx_cpy_nthw_delete(be_dev->p_tx_cpy_nthw); + tx_ins_nthw_delete(be_dev->p_tx_ins_nthw); } static const struct flow_backend_ops ops = { diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c new file mode 100644 index 0000000000..5d9867981e --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.c @@ -0,0 +1,62 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_tx_ins.h" + +struct tx_ins_nthw *tx_ins_nthw_new(void) +{ + struct tx_ins_nthw *p = malloc(sizeof(struct tx_ins_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +void tx_ins_nthw_delete(struct tx_ins_nthw *p) +{ + if (p) { + (void)memset(p, 0, sizeof(*p)); + free(p); + } +} + +int tx_ins_nthw_init(struct tx_ins_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_TX_INS, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: TxIns %d: no such instance\n", p_adapter_id_str, + n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_tx_ins = nthw_fpga_query_module(p_fpga, MOD_TX_INS, n_instance); + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_tx_ins, INS_RCP_CTRL); + p->mp_rcp_addr = nthw_register_get_field(p->mp_rcp_ctrl, INS_RCP_CTRL_ADR); + p->mp_rcp_cnt = nthw_register_get_field(p->mp_rcp_ctrl, INS_RCP_CTRL_CNT); + p->mp_rcp_data = nthw_module_get_register(p->m_tx_ins, INS_RCP_DATA); + p->mp_rcp_data_dyn = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_DYN); + p->mp_rcp_data_ofs = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_OFS); + p->mp_rcp_data_len = nthw_register_get_field(p->mp_rcp_data, INS_RCP_DATA_LEN); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h new file mode 100644 index 0000000000..4e7c4133da --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_tx_ins.h @@ -0,0 +1,35 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __FLOW_NTHW_TX_INS_H__ +#define __FLOW_NTHW_TX_INS_H__ + +#include + +#include "nthw_fpga_model.h" + +struct tx_ins_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_tx_ins; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_addr; + nthw_field_t *mp_rcp_cnt; + + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_dyn; + nthw_field_t *mp_rcp_data_ofs; + nthw_field_t *mp_rcp_data_len; +}; + +struct tx_ins_nthw *tx_ins_nthw_new(void); +void tx_ins_nthw_delete(struct tx_ins_nthw *p); +int tx_ins_nthw_init(struct tx_ins_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int tx_ins_nthw_setup(struct tx_ins_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* __FLOW_NTHW_TX_INS_H__ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 14e031dc69..0d5385a313 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -39,6 +39,7 @@ #define MOD_SDC (0xd2369530UL) #define MOD_SLC_LR (0x969fc50bUL) #define MOD_TX_CPY (0x60acf217UL) +#define MOD_TX_INS (0x59afa100UL) #define MOD_IDX_COUNT (14) /* aliases - only aliases go below this point */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 6eebab65a2..605196e30e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -26,6 +26,7 @@ #include "nthw_fpga_reg_defs_i2cm.h" #include "nthw_fpga_reg_defs_ifr.h" #include "nthw_fpga_reg_defs_iic.h" +#include "nthw_fpga_reg_defs_ins.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" #include "nthw_fpga_reg_defs_pcie3.h" @@ -40,6 +41,7 @@ #include "nthw_fpga_reg_defs_slc.h" #include "nthw_fpga_reg_defs_slc_lr.h" #include "nthw_fpga_reg_defs_tx_cpy.h" +#include "nthw_fpga_reg_defs_tx_ins.h" /* aliases */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h new file mode 100644 index 0000000000..8aaef2a8f6 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ins.h @@ -0,0 +1,30 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_ins.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_INS_ +#define _NTHW_FPGA_REG_DEFS_INS_ + +/* INS */ +#define NTHW_MOD_INS (0x24df4b78UL) +#define INS_RCP_CTRL (0x93de4e05UL) +#define INS_RCP_CTRL_ADR (0x3ae620a8UL) +#define INS_RCP_CTRL_CNT (0x2aeeb979UL) +#define INS_RCP_DATA (0x3c0fcc1cUL) +#define INS_RCP_DATA_DYN (0xc6aa4fccUL) +#define INS_RCP_DATA_LEN (0x2ece4329UL) +#define INS_RCP_DATA_OFS (0x64a3c26aUL) + +#endif /* _NTHW_FPGA_REG_DEFS_INS_ */ + +/* + * Auto-generated file - do *NOT* edit + */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h new file mode 100644 index 0000000000..26635bd0a2 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_tx_ins.h @@ -0,0 +1,23 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_tx_ins.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_TX_INS_ +#define _NTHW_FPGA_REG_DEFS_TX_INS_ + +/* TX_INS */ +#define NTHW_MOD_TX_INS (0x59afa100UL) + +#endif /* _NTHW_FPGA_REG_DEFS_TX_INS_ */ + +/* + * Auto-generated file - do *NOT* edit + */ -- 2.45.0