From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id AE1AC45BCC;
Wed, 30 Oct 2024 23:15:22 +0100 (CET)
Received: from mails.dpdk.org (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 9E80143419;
Wed, 30 Oct 2024 23:15:22 +0100 (CET)
Received: from egress-ip42a.ess.de.barracuda.com
(egress-ip42a.ess.de.barracuda.com [18.185.115.201])
by mails.dpdk.org (Postfix) with ESMTP id 51DFD43401
for <dev@dpdk.org>; Wed, 30 Oct 2024 23:15:21 +0100 (CET)
Received: from EUR02-AM0-obe.outbound.protection.outlook.com
(mail-am0eur02lp2241.outbound.protection.outlook.com [104.47.11.241]) by
mx-outbound11-85.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2
cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO);
Wed, 30 Oct 2024 22:15:13 +0000
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
b=VeIsT89SjeE1LGqBdohi/0Oxom0vrhGZ2VE2/JiaeQmB48fJ6PCNGT7H3tn4RUKgVhSIuxDiilKVL9ZDjkIkl4lSyfrPvl1GX84XBY7ji7KsxCCozUj4Dum7okcETVcFrQ0DYEbLPcCObwLEzfU8sOmjZvfJMAtc0VRV6SjNHaPHy4VlV0FzkR6qkR7lLNO2cMIJ7kveVXYCGcskRxcz8hhBUGp4s8onqba2oZ6VH/2c2CSrTu5f1ZtbBpPwMHLXHVV6MquZMQbCq6zgZRqgKjST2c9sC0b+dYYR5Pw55FbGGoAILraXm+tJ2C70V6B1cHxTXP2O28EnOoYEIWk0KA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector10001;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
bh=UeQ6Wt7Nlb+v70USlrisDhMZzqaHjeWleB73pXIzkPI=;
b=jyAyOLjkSNBtS3fx7s/1EOY/HF7rhAB+1x6Fp88bYXnEUX3tps44LtoFnVd9x1A0yzfbl/2U+vS7Zp2xxBKyNJpk6YoJ0y4QV+4sAmo59otbVZUTWMoGu9blgvGVxpyPrdUkMWBJpUfHluJ9HxYDXnKpJWEFSUPvhOBD/N4QlwMavJkxBLiOwDpZ5Lvqu5rY3Kuhpw98fjDLJ9NpBp0AZQtWAd/eafzBBgi0r9YubaJ6Xkfe1bc+Ltw97WlLWuIxtC2XLIFy8VX6IndOFPFYiiqJpUFBDw6bw0vbUZqPuw4rlCX+93O+kcFApjuOmokYZ8wWfP/UVJGEhbsEl08iOA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is
178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com;
dmarc=fail (p=reject sp=reject pct=100) action=oreject
header.from=napatech.com; dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com;
s=selector1;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=UeQ6Wt7Nlb+v70USlrisDhMZzqaHjeWleB73pXIzkPI=;
b=bZR1pRK+OovPqjaMTVWh+snZfHyQDy/5rlQc3qLvkk/BrTMpR1kqRABCLJTAbx+BoE53Gh0fLQd/p1qI5ZGoZE9ROxQRmUg2VxP3rZ2nVhnL3/XEZJIqpoZ9mtKNWIPirAIHhq5zaDF1L1wh3DiPGooYqcZZz4p5PPjdNITw84E=
Received: from DUZPR01CA0003.eurprd01.prod.exchangelabs.com
(2603:10a6:10:3c3::15) by AM9P190MB1233.EURP190.PROD.OUTLOOK.COM
(2603:10a6:20b:270::20) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8093.32; Wed, 30 Oct
2024 21:40:39 +0000
Received: from DU2PEPF00028D13.eurprd03.prod.outlook.com
(2603:10a6:10:3c3:cafe::37) by DUZPR01CA0003.outlook.office365.com
(2603:10a6:10:3c3::15) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8114.20 via Frontend
Transport; Wed, 30 Oct 2024 21:40:39 +0000
X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4)
smtp.mailfrom=napatech.com; dkim=none (message not signed)
header.d=none;dmarc=fail action=oreject header.from=napatech.com;
Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not
designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com;
client-ip=178.72.21.4; helo=localhost.localdomain;
Received: from localhost.localdomain (178.72.21.4) by
DU2PEPF00028D13.mail.protection.outlook.com (10.167.242.27) with Microsoft
SMTP Server id 15.20.8114.16 via Frontend Transport; Wed, 30 Oct 2024
21:40:39 +0000
From: Serhii Iliushyk <sil-plv@napatech.com>
To: dev@dpdk.org
Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com,
andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com,
stephen@networkplumber.org, Oleksandr Kolomeiets <okl-plv@napatech.com>
Subject: [PATCH v5 49/80] net/ntnic: add Tx CPY module registers
Date: Wed, 30 Oct 2024 22:38:56 +0100
Message-ID: <20241030213940.3470062-50-sil-plv@napatech.com>
X-Mailer: git-send-email 2.45.0
In-Reply-To: <20241030213940.3470062-1-sil-plv@napatech.com>
References: <20241021210527.2075431-1-sil-plv@napatech.com>
<20241030213940.3470062-1-sil-plv@napatech.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DU2PEPF00028D13:EE_|AM9P190MB1233:EE_
Content-Type: text/plain
X-MS-Office365-Filtering-Correlation-Id: b860772c-ea2d-4cc4-df12-08dcf92b7f58
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
ARA:13230040|1800799024|36860700013|376014|82310400026;
X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?T31HTrOHQbMranSUm7iL6DxrXXt6Xlu2DFapLjZ+z1lfA2SrVqYXsuKYHbjg?=
=?us-ascii?Q?QF1CWEWJNb/XqNfw5bLXbBdKMhPyLBjFlD8/eIMUlwi9oCzd50ggFU2YkDTx?=
=?us-ascii?Q?v5VspVCmObjRDi5xLIJB36S4ALIipsUDykNC34BSyWLHzHtK5TzZ9qgFjCYq?=
=?us-ascii?Q?4vXCCyq506FZOcUP5tRm/L1V58Pf3nQJEuAIgESmdJ9Wgu5Tb0c4u2LBonnV?=
=?us-ascii?Q?3fkvj73YwS8H8NI2pSPCXgoImSPwXjpQ4U0g8hCUztNZUafDBgzDkOyY3Cmz?=
=?us-ascii?Q?8KTb8kpdONJKceqx5puwabieYs7celpBTFtZgKqwA4baUUStZiY4u9UvvmxT?=
=?us-ascii?Q?Scoic3Qjj89cMB8cWUKCiS3uUhl+y6nRkwcyxbiPT0wsCgKyQlMTZBBF5Wu5?=
=?us-ascii?Q?G+pqRHjL4/ro1sq4645T7dgWrCC+/i7Sbz17W3iwA0uH14lIJrXTQuSjkFnY?=
=?us-ascii?Q?UeobO9UuSxVG3UDTBecxc9RrTy7xRLbd9FHbm13lEsPw7QPgpqLiuTMs+oN8?=
=?us-ascii?Q?oP53dzq3GNCbfVsGUWtFgeuf78XChn/n99K45JqZWS4x+GtVKKBWppZebtC6?=
=?us-ascii?Q?jZYjWMteRrkDEkhnoCj5tLuBhBGCU9I9obQavOxKcM8E2CSGLaKsOCDyC9dk?=
=?us-ascii?Q?kJXCk72iFftZqID90wzB70E6tnXwO+hnldcuFykPlBkzmPSbnr0K6KOb70ey?=
=?us-ascii?Q?uTK1vPaFTi+N3eR9R/FCP3mrzUU4k6J8BBlrWYsmUQgoJITamV9oVjdrP2Ya?=
=?us-ascii?Q?m+TnSxJSqyegmSTkm+ehXfiiiVqMMeDiCVRWa3gvf/Zfg35RyFXmKvSwZAyU?=
=?us-ascii?Q?NzyY/IeGz6KN6ht/k3pAAuTP0TJk7RJHsjMlE2s258V2GFzedKo8wBaXBqmS?=
=?us-ascii?Q?4JY0kKi57jLBvCu/qT7N4mu0IAu2PsIRzWUVqVYUfyPRUACBZkyQ7XK4hlVY?=
=?us-ascii?Q?Yt92AtQWXfAdUJFS3R4TsylwWZjYN8CXDWoLDSx76s4Ky9ttH4UgsDZbPvmU?=
=?us-ascii?Q?n5pedP9ug97Ncae1y8DwgaGW6HlQ7f5XjP5tgemAdXTI2bhWB6zqqbDQ7ALn?=
=?us-ascii?Q?BSPFNvmO1lPbWUm/28fWwelO2tP4Rgoog+h5osdPTLkvC5N49DVSw2EkDyfF?=
=?us-ascii?Q?PTPzETKy6+gjjrck0EtwfxXeenOQG2vXnZwonvRertcayGfPLfV8Hawu2YlM?=
=?us-ascii?Q?q7r7WFeAFghgvzHloa5ioRfTArYhoeigiLsmKavITCEeO5lmcb0r4+digpwD?=
=?us-ascii?Q?BKr0sEDAHXT4ZiXVBVLoL0LsfQjZzSTbSiNA4kA5lFPlRVuLAAd90RGQSTRN?=
=?us-ascii?Q?OOfNKQh3X68bPCQ8x2ZnOqdv0rAY2eTa4S/xxIJPnDi6qc+oFcZpw4MqfVCv?=
=?us-ascii?Q?YYy5zII1z66oXNpAKsIu+KnCt5enli85Z13G/tqN4pGnvNh8fA=3D=3D?=
X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent;
CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(376014)(82310400026);
DIR:OUT; SFP:1102;
X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: TbaZwcOhSTpVArNaeVV+qMLotiDiOL/+sMRTmQL6nC0YWzf4K2T3WuKDp3bwd7cQX9G8wEDd70zSTr8vSi6gz3gdVznDcstv3T8HmJ2aSSe2Kx7Egf1l5Oyt2uxWmEpIVw37AdsJU20m8OE5AvqMJNVzQ1rjtaAede41iL0Qml3uVFvkXlU9RgD83Qu+0k1CaiEO1rDVY8DkSQwK+V01KES8xgpTXvaYGma0dr+qasFK8ft8sEO/DMIF2PuNnDRJexcxf6zzf/HOo0MkICr2QNQ39ytfMJ+pPmqB1V0aKUfmmHeYGWwy3n7sQ4sdMbKfZbzE3pwpwdttzBOjoOiC0rd3eVVmCxaj1qOwtjwuWaOQN5HDpUk9Xb/qeUP+txS63jN9AmB8UCVYZKIYcOn6V3V9CtBy1sqcExKUsKK7TcAtyZFILmlL++ixcyxiPc1mKNttgV/9Eb43NlCfLPTBdXL/jZC5XMnw45Z3ehA1d5gbnsw9oqUmGX5fVxep2dKkS+bdyzaRR9Vr59/Jodsc8Jg4MqNSadnuNZkfQaN6hCDu2L/VD0LF+948f1Myadhxw1890pKOVIk8Lux9cpYx9jPvXaUfwUuBvnrMw4fqsIbH49rw8NBQU7gmDlFLm6XObEsMXdkhPPucMI4UqasqJTlWd+fGcnUOUN6inMgdy9U=
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2024 21:40:39.2239 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: b860772c-ea2d-4cc4-df12-08dcf92b7f58
X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4];
Helo=[localhost.localdomain]
X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028D13.eurprd03.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9P190MB1233
X-OriginatorOrg: napatech.com
X-BESS-ID: 1730326506-302901-12794-44785-1
X-BESS-VER: 2019.1_20241018.1852
X-BESS-Apparent-Source-IP: 104.47.11.241
X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVoYGBmYmQGYGUDQ1Oc0iJTUt1c
ggyczIwNQgOTnVItHc1Nw00dLM0MDYWKk2FgC7oYpCQgAAAA==
X-BESS-Outbound-Spam-Score: 0.00
X-BESS-Outbound-Spam-Report: Code version 3.2,
rules version 3.2.2.260092 [from
cloudscan20-80.eu-central-1b.ess.aws.cudaops.com]
Rule breakdown below
pts rule name description
---- ---------------------- --------------------------------
0.00 BSF_BESS_OUTBOUND META: BESS Outbound
X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of
KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND
X-BESS-BRTS-Status: 1
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
From: Oleksandr Kolomeiets <okl-plv@napatech.com>
The TX Copy module writes data to packet fields based on the lookup
performed by the FLM module.
This is used for NAT and can support other actions based
on the RTE action MODIFY_FIELD.
Signed-off-by: Oleksandr Kolomeiets <okl-plv@napatech.com>
---
.../supported/nthw_fpga_9563_055_049_0000.c | 204 +++++++++++++++++-
.../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 3 +-
2 files changed, 205 insertions(+), 2 deletions(-)
diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c
index 0f69f89527..60fd748ea2 100644
--- a/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c
+++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_9563_055_049_0000.c
@@ -270,6 +270,207 @@ static nthw_fpga_register_init_s cat_registers[] = {
{ CAT_RCK_DATA, 3, 32, NTHW_FPGA_REG_TYPE_WO, 0, 32, cat_rck_data_fields },
};
+static nthw_fpga_field_init_s cpy_packet_reader0_ctrl_fields[] = {
+ { CPY_PACKET_READER0_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_PACKET_READER0_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_packet_reader0_data_fields[] = {
+ { CPY_PACKET_READER0_DATA_DYN, 5, 10, 0x0000 },
+ { CPY_PACKET_READER0_DATA_OFS, 10, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer0_ctrl_fields[] = {
+ { CPY_WRITER0_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER0_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer0_data_fields[] = {
+ { CPY_WRITER0_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER0_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER0_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER0_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER0_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer0_mask_ctrl_fields[] = {
+ { CPY_WRITER0_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER0_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer0_mask_data_fields[] = {
+ { CPY_WRITER0_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer1_ctrl_fields[] = {
+ { CPY_WRITER1_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER1_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer1_data_fields[] = {
+ { CPY_WRITER1_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER1_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER1_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER1_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER1_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer1_mask_ctrl_fields[] = {
+ { CPY_WRITER1_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER1_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer1_mask_data_fields[] = {
+ { CPY_WRITER1_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer2_ctrl_fields[] = {
+ { CPY_WRITER2_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER2_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer2_data_fields[] = {
+ { CPY_WRITER2_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER2_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER2_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER2_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER2_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer2_mask_ctrl_fields[] = {
+ { CPY_WRITER2_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER2_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer2_mask_data_fields[] = {
+ { CPY_WRITER2_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer3_ctrl_fields[] = {
+ { CPY_WRITER3_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER3_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer3_data_fields[] = {
+ { CPY_WRITER3_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER3_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER3_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER3_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER3_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer3_mask_ctrl_fields[] = {
+ { CPY_WRITER3_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER3_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer3_mask_data_fields[] = {
+ { CPY_WRITER3_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer4_ctrl_fields[] = {
+ { CPY_WRITER4_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER4_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer4_data_fields[] = {
+ { CPY_WRITER4_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER4_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER4_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER4_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER4_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer4_mask_ctrl_fields[] = {
+ { CPY_WRITER4_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER4_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer4_mask_data_fields[] = {
+ { CPY_WRITER4_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer5_ctrl_fields[] = {
+ { CPY_WRITER5_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER5_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer5_data_fields[] = {
+ { CPY_WRITER5_DATA_DYN, 5, 17, 0x0000 }, { CPY_WRITER5_DATA_LEN, 5, 22, 0x0000 },
+ { CPY_WRITER5_DATA_MASK_POINTER, 4, 27, 0x0000 }, { CPY_WRITER5_DATA_OFS, 14, 3, 0x0000 },
+ { CPY_WRITER5_DATA_READER_SELECT, 3, 0, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer5_mask_ctrl_fields[] = {
+ { CPY_WRITER5_MASK_CTRL_ADR, 4, 0, 0x0000 },
+ { CPY_WRITER5_MASK_CTRL_CNT, 16, 16, 0x0000 },
+};
+
+static nthw_fpga_field_init_s cpy_writer5_mask_data_fields[] = {
+ { CPY_WRITER5_MASK_DATA_BYTE_MASK, 16, 0, 0x0000 },
+};
+
+static nthw_fpga_register_init_s cpy_registers[] = {
+ {
+ CPY_PACKET_READER0_CTRL, 24, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_packet_reader0_ctrl_fields
+ },
+ {
+ CPY_PACKET_READER0_DATA, 25, 15, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_packet_reader0_data_fields
+ },
+ { CPY_WRITER0_CTRL, 0, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer0_ctrl_fields },
+ { CPY_WRITER0_DATA, 1, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer0_data_fields },
+ {
+ CPY_WRITER0_MASK_CTRL, 2, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer0_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER0_MASK_DATA, 3, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer0_mask_data_fields
+ },
+ { CPY_WRITER1_CTRL, 4, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer1_ctrl_fields },
+ { CPY_WRITER1_DATA, 5, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer1_data_fields },
+ {
+ CPY_WRITER1_MASK_CTRL, 6, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer1_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER1_MASK_DATA, 7, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer1_mask_data_fields
+ },
+ { CPY_WRITER2_CTRL, 8, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer2_ctrl_fields },
+ { CPY_WRITER2_DATA, 9, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer2_data_fields },
+ {
+ CPY_WRITER2_MASK_CTRL, 10, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer2_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER2_MASK_DATA, 11, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer2_mask_data_fields
+ },
+ { CPY_WRITER3_CTRL, 12, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer3_ctrl_fields },
+ { CPY_WRITER3_DATA, 13, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer3_data_fields },
+ {
+ CPY_WRITER3_MASK_CTRL, 14, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer3_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER3_MASK_DATA, 15, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer3_mask_data_fields
+ },
+ { CPY_WRITER4_CTRL, 16, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer4_ctrl_fields },
+ { CPY_WRITER4_DATA, 17, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer4_data_fields },
+ {
+ CPY_WRITER4_MASK_CTRL, 18, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer4_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER4_MASK_DATA, 19, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer4_mask_data_fields
+ },
+ { CPY_WRITER5_CTRL, 20, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2, cpy_writer5_ctrl_fields },
+ { CPY_WRITER5_DATA, 21, 31, NTHW_FPGA_REG_TYPE_WO, 0, 5, cpy_writer5_data_fields },
+ {
+ CPY_WRITER5_MASK_CTRL, 22, 32, NTHW_FPGA_REG_TYPE_WO, 0, 2,
+ cpy_writer5_mask_ctrl_fields
+ },
+ {
+ CPY_WRITER5_MASK_DATA, 23, 16, NTHW_FPGA_REG_TYPE_WO, 0, 1,
+ cpy_writer5_mask_data_fields
+ },
+};
+
static nthw_fpga_field_init_s csu_rcp_ctrl_fields[] = {
{ CSU_RCP_CTRL_ADR, 4, 0, 0x0000 },
{ CSU_RCP_CTRL_CNT, 16, 16, 0x0000 },
@@ -2279,6 +2480,7 @@ static nthw_fpga_module_init_s fpga_modules[] = {
{ MOD_RPP_LR, 0, MOD_RPP_LR, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 2304, 4, rpp_lr_registers },
{ MOD_RST9563, 0, MOD_RST9563, 0, 5, NTHW_FPGA_BUS_TYPE_RAB0, 1024, 5, rst9563_registers },
{ MOD_SLC_LR, 0, MOD_SLC, 0, 2, NTHW_FPGA_BUS_TYPE_RAB1, 2048, 2, slc_registers },
+ { MOD_TX_CPY, 0, MOD_CPY, 0, 4, NTHW_FPGA_BUS_TYPE_RAB1, 9216, 26, cpy_registers },
};
static nthw_fpga_prod_param_s product_parameters[] = {
@@ -2437,5 +2639,5 @@ static nthw_fpga_prod_param_s product_parameters[] = {
};
nthw_fpga_prod_init_s nthw_fpga_9563_055_049_0000 = {
- 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 32, fpga_modules,
+ 200, 9563, 55, 49, 0, 0, 1726740521, 152, product_parameters, 33, fpga_modules,
};
diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h
index 865dd6a084..0ab5ae0310 100644
--- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h
+++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h
@@ -15,6 +15,7 @@
#define MOD_UNKNOWN (0L)/* Unknown/uninitialized - keep this as the first element */
#define MOD_CAT (0x30b447c2UL)
+#define MOD_CPY (0x1ddc186fUL)
#define MOD_CSU (0x3f470787UL)
#define MOD_DBS (0x80b29727UL)
#define MOD_FLM (0xe7ba53a4UL)
@@ -46,7 +47,7 @@
#define MOD_TX_CPY (0x60acf217UL)
#define MOD_TX_INS (0x59afa100UL)
#define MOD_TX_RPL (0x1095dfbbUL)
-#define MOD_IDX_COUNT (33)
+#define MOD_IDX_COUNT (34)
/* aliases - only aliases go below this point */
#endif /* _NTHW_FPGA_MOD_DEFS_H_ */
--
2.45.0