From: Chris MacNamara <chris.macnamara@intel.com>
To: dev@dpdk.org
Cc: Chris MacNamara <chris.macnamara@intel.com>
Subject: [PATCH v1] doc/guides: update monitor PMD mode description
Date: Fri, 21 Feb 2025 16:54:40 +0000 [thread overview]
Message-ID: <20250221165440.832528-1-chris.macnamara@intel.com> (raw)
A recent CPU change requires an extra enabling step for
the umonitor instruction on Intel CPUs.
This is now detailed in the l3 fwd power manager doc.
Signed-off-by: Chris MacNamara <chris.macnamara@intel.com>
---
.mailmap | 1 +
doc/guides/sample_app_ug/l3_forward_power_man.rst | 5 +++++
2 files changed, 6 insertions(+)
diff --git a/.mailmap b/.mailmap
index a03d3cfb59..c4bc38752f 100644
--- a/.mailmap
+++ b/.mailmap
@@ -263,6 +263,7 @@ Christopher Reder <christopher.reder@broadcom.com>
Christoph Gysin <christoph.gysin@gmail.com>
Christos Ricudis <ricudis@niometrics.com>
Chris Wright <chrisw@redhat.com>
+Chris MacNamara <chris.macnamara@intel.com>
Chuanshe Zhang <zhangchuanshe@icloudshield.com>
Chuanyu Xue <chuanyu.xue@uconn.edu>
Chuhong Yao <ych@panath.cn>
diff --git a/doc/guides/sample_app_ug/l3_forward_power_man.rst b/doc/guides/sample_app_ug/l3_forward_power_man.rst
index 3271bc2154..d0af28e0ec 100644
--- a/doc/guides/sample_app_ug/l3_forward_power_man.rst
+++ b/doc/guides/sample_app_ug/l3_forward_power_man.rst
@@ -293,6 +293,11 @@ and has three available power management schemes:
``monitor``
This will use ``rte_power_monitor()`` function to enter
a power-optimized state (subject to platform support).
+ On recent Gen 4 Xeon Scalable Processors the umonitor instruction
+ is disabled by default.
+ An additional step is required to enable the umonitor instruction.
+ Writing 0 to bit 6 of register 0x123 will enable umonitor.
+ `More details are available via Monitor and Umonitor Performance Guidance <https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/monitor-umonitor-performance-guidance.html>`_
``pause``
This will use ``rte_power_pause()`` or ``rte_pause()``
--
2.43.0
--------------------------------------------------------------
Intel Research and Development Ireland Limited
Registered in Ireland
Registered Office: Collinstown Industrial Park, Leixlip, County Kildare
Registered Number: 308263
This e-mail and any attachments may contain confidential material for the sole
use of the intended recipient(s). Any review or distribution by others is
strictly prohibited. If you are not the intended recipient, please contact the
sender and delete all copies.
next reply other threads:[~2025-02-21 16:55 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-21 16:54 Chris MacNamara [this message]
2025-02-21 17:06 ` Bruce Richardson
2025-02-21 18:50 ` Stephen Hemminger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250221165440.832528-1-chris.macnamara@intel.com \
--to=chris.macnamara@intel.com \
--cc=dev@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).