From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C31DB4634B; Wed, 5 Mar 2025 15:13:19 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 5CB5740655; Wed, 5 Mar 2025 15:13:08 +0100 (CET) Received: from DU2PR03CU002.outbound.protection.outlook.com (mail-northeuropeazon11012053.outbound.protection.outlook.com [52.101.66.53]) by mails.dpdk.org (Postfix) with ESMTP id 5BEE840658 for ; Wed, 5 Mar 2025 15:13:06 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UZrIg/lI2h5ECiPSNJAeKqBAmbYZ24GLUThpaL6bFp+eGFu4Vii+kAvi9F4hL9Eu3S/Le797Of3qaasQUVhNMal5kHBw3FTLWcfSwblEKVriwSVJnhnAf16KK9Ec1LwnpdELEyoc9Tbkb6kng7NVz2LozzRmIOWGa6V2w0PGVAG7XR9cZnCjmaS2QRHodB5Rw+Pqy84lZkXnAMX18zJJ0nQ8UV+3vqe2Ic02XwyqN0+P8syZSqIdQ9pi0jmeybMp/JHkOjOf8ULMtW1odSGqUbXhHWeMF+0c2qvJxMhj10s/0g4TVggR+FqRuON39cDWL5R+3l/O0x2CqcXKMtR0kQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=It0L11hDPXmzf60F75Kf/p0hcGTaZu1pB17cUt8VvD8=; b=heretuYyktv9UaHObR1hE9caiH0wPsiQKRwruCSThP29uRYpXDGvfrzQUuyey+FQYs2fP+8cjjuMNte4VWZfzT4e1FNmkz6Opsms33ReO724a53cgk8b68u28v7dUOX0e9Rp5PFv1k6eRP3Pgur8PKdDpx+2QrV+us1vvKRZvdwKo3SwVVypndT66rP2pRk2H9cBW/k4Dir6pKRCG4+HbLzs/ER+3rMVhD5EG7UR3m52tUWdZdZOTrsaJEugNkOjwXQK60G6+4lG7THIKtn8ETlssHcmO4LY00vK4O2qXBu7LJULWZTc6hJeDnvvl2P2St6Nk/zhlx3L/5QHYWfjRQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 192.176.1.74) smtp.rcpttodomain=dpdk.org smtp.mailfrom=ericsson.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=ericsson.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ericsson.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=It0L11hDPXmzf60F75Kf/p0hcGTaZu1pB17cUt8VvD8=; b=axMSIV8xlp0Vz7ib48Izi4xRRcaBUOhpKT8TGGFrUCIxvxHPlOqAHs90j5g8Fk9eyIdW95DJicCQDNjUxNJ3PqhauNASY9Xnuml2t6Tl2HAjnzmVBuX6DknY5S8W9QfMpvObv9tCuJWHDV61EsOsIRIKXDBrrobPoCdBpBXNOMc/sFSMOl4wZlJFgf1/hv/Q0erdO6n636rnNaKZYMa9PQboVCJx2bGUiVIFn9POsYtV761sWfPdoyVYyAUbJLqo5kBr7ad3V6ZJxlpXPqZzClAPCX2IUQJS6Nd68QA9hT5ZZ/vAufmAf7AnwChyC7lijAlt/Ef1l/YqtMdc6MvGQw== Received: from DB8PR09CA0017.eurprd09.prod.outlook.com (2603:10a6:10:a0::30) by DB9PR07MB8893.eurprd07.prod.outlook.com (2603:10a6:10:301::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.17; Wed, 5 Mar 2025 14:13:01 +0000 Received: from DU2PEPF0001E9C1.eurprd03.prod.outlook.com (2603:10a6:10:a0:cafe::f4) by DB8PR09CA0017.outlook.office365.com (2603:10a6:10:a0::30) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8511.16 via Frontend Transport; Wed, 5 Mar 2025 14:13:01 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 192.176.1.74) smtp.mailfrom=ericsson.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ericsson.com; Received-SPF: Pass (protection.outlook.com: domain of ericsson.com designates 192.176.1.74 as permitted sender) receiver=protection.outlook.com; client-ip=192.176.1.74; helo=oa.msg.ericsson.com; pr=C Received: from oa.msg.ericsson.com (192.176.1.74) by DU2PEPF0001E9C1.mail.protection.outlook.com (10.167.8.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8511.15 via Frontend Transport; Wed, 5 Mar 2025 14:13:01 +0000 Received: from seliiuvd00917.seli.gic.ericsson.se (153.88.142.248) by smtp-central.internal.ericsson.com (100.87.178.63) with Microsoft SMTP Server id 15.2.1544.14; Wed, 5 Mar 2025 15:12:58 +0100 From: ejnulak To: CC: , , , Subject: [PATCH v9 2/3] eventdev: add atomic queue test to test-evnetdev app Date: Wed, 5 Mar 2025 15:12:54 +0100 Message-ID: <20250305141255.3031686-3-luka.jankovic@ericsson.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20250305141255.3031686-1-luka.jankovic@ericsson.com> References: <20250305125215.2870237-1-luka.jankovic@ericsson.com> <20250305141255.3031686-1-luka.jankovic@ericsson.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF0001E9C1:EE_|DB9PR07MB8893:EE_ X-MS-Office365-Filtering-Correlation-Id: ca0cf0a6-8801-4367-5dc0-08dd5befd6d8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|82310400026|36860700013|1800799024|13003099007|43062017; X-Microsoft-Antispam-Message-Info: =?utf-8?B?VDRORnJLdWFxc3VVSUlXLy8wMXAxdy9pVmVjVWFVV1NFSUJwZjFIWTkwNmFJ?= =?utf-8?B?cVA3dUVxU0dOVEo0MG1FVlhXd0tuZGE3ZDA0MUdrMUpLRGU5bytFREtMZ2JH?= =?utf-8?B?NzJGcXZqLzhad2tDN0hNSU16cFpTSnVUSzlPR0pFYnIvRVRnTjNpU1JuMkdW?= =?utf-8?B?ME51NUxoUmlMMWZPT3Z3ekd4MHBQRkczTGF6Q1lhcWk1aE9XVDk2SXVLalpQ?= =?utf-8?B?SkxLQU04OWV0SGNzUzZRTUxFdzU4MmVyV1F1L25SdVdsNEFDK2xKOEc3OVIw?= =?utf-8?B?V0c1L2RiT0tqOEljTUlMMDNWOXJUWnRld0VzQ3ZFTDYxVWpsNUlBNis3OFBl?= =?utf-8?B?dnVFckl2K3Q2UDVmejY1Mlg5MjViRzZNQWFBc0g1VDBHM09WSVlqWVVGZzF4?= =?utf-8?B?a1RMR0RUWXdqZWpmNHVtaklOeEIyY3pZSG5pL1lhWm43RkdBUzdENklKQUtI?= =?utf-8?B?YkMxbUt1UVpQVU4xQk9xU0FINmVnb0M4NkxhajVvZEJ2a08ycVJzNUljUDB0?= =?utf-8?B?OUVDZlBLdUpaSkVTWEFxN0JCTWlkOVI4RDg3TWU2S0l3YTY4RFVIdUl5MEhK?= =?utf-8?B?QTROVkJoQVFGdzNyRWVBVGY5OURHeHUrUXJEVWZWRUZYbGViTVFhaEgrcGpi?= =?utf-8?B?OVp1MTdveFc5SUdrTUJHdlAyWjdkSm8xSHhJNFRTQjBYaVFkMjgvQ3E1eVJx?= =?utf-8?B?WHFEOVRqZTh3S2czamFmTlQ4TlNlbDRRVnFYWXN4YWtwaWhsS0VxUE93M0pn?= =?utf-8?B?QW9kdWs3RmxFWEV2WFJ5MDhxWS9IK05GYnFSRThBZXFpZk11bm85WWRPQTh3?= =?utf-8?B?ZG44Q2ZJbHFVZjlWVFlEZjlOM3l2UC9RVlJnSUZ2dnVVWllmSXRheUd3aG8x?= =?utf-8?B?cGlIVTNKTmw1UDhGRmRBT3lGazl2US9MUzArdGIxNkpiQ3pqc3FkVFdLRUFo?= =?utf-8?B?cmJRek5LSnk2amNTdXpLVTRYL0FyZENnU0d4eUptNDBUYXZCNlhoblNxUmh1?= =?utf-8?B?dldWT0pXTDJmMnlyRnZRcXE1TXl0WmRiNGI5eTd5RXM3eGlGalZHTUFzZHky?= =?utf-8?B?V3lSYlNHY3R6SGpBdDJxc0FjT1JHaFRBdzcrN3JzcE4yZHRzSWFYUnBlbSsx?= =?utf-8?B?cEd5NXdydS9WZVhCMW5CUkpzQVlINDk0YU5UMmwrOFVrR3AyVGFLTm5TM1d6?= =?utf-8?B?ZkpoaDRlQk1FbUNJY0tIM3NZZ2RkRnRBN1BpcUhTQVF0YmVvMW9lSWgwcVcy?= =?utf-8?B?cGdRQVNWYkdXU1dwM2t4NWdCRWZQc1kzdVJoWFJNQ3lGMEJrSW9PTzNDV3NE?= =?utf-8?B?NHdTdVpka0NMb0d2RHF2VFlVV1d4M3IzZ29CUVVkWUtTcUV2VFlrdkFJRXc4?= =?utf-8?B?TWdNbGtyQTZaN0dRVHNPUWxGZG03dENEc1phN21lMEQ1K3Jqay92S2dxc2hU?= =?utf-8?B?T0Z0cEZLTkVnWEY2dFg1OXRhYXFVSU5MSlBtYUNTS2F4VkZtc0FWTVh5R1hJ?= =?utf-8?B?a3U5TEZzdUdjN0QxSjBvYXNCeUtPTms5RFJGZEtPTVdXN0pxVDAxYVRna3dC?= =?utf-8?B?RjdBVzByVHJhYjQxd3FCazl3NHo0SUFqNUVPeVBxRWtuUnFFYm0xR2tiYlUy?= =?utf-8?B?MTJkZEZTNnYyUjJpRkNma2J2ZjRyM1NCYjRQMHZRQmVjaHZCdVczajYvSHdo?= =?utf-8?B?NmNMcXNvT3hYUTVSYTV5UlozMVNQZFkyUm5ia3EyWG1NM3UyY291aTg3MGVz?= =?utf-8?B?N3BWZzcvK21DZStKekNUaDV5ZUFJUXZOK2ZqL3cxN0FXY1A1T0N0K3l6Yk9K?= =?utf-8?B?R1VFU0lwWkQ4Tm14d3pqWnovWDhZOGVDa2pRdzdsOWZmcnM1QmlKWmtwRmph?= =?utf-8?B?c29kdi9rcmh2NldOaDZSaTRlL3pCbS9zdzJYOU0yaGJPN3FoUDBXbm5kVms5?= =?utf-8?B?ZlIySG5uWjlEUnRUMHllYkY0VlN3dTNPTmlmTEFUUnAyLzlFODFjTEVaSExQ?= =?utf-8?B?R3FGU1ZLOHNRPT0=?= X-Forefront-Antispam-Report: CIP:192.176.1.74; CTRY:SE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:oa.msg.ericsson.com; PTR:office365.se.ericsson.net; CAT:NONE; SFS:(13230040)(376014)(82310400026)(36860700013)(1800799024)(13003099007)(43062017); DIR:OUT; SFP:1101; X-OriginatorOrg: ericsson.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Mar 2025 14:13:01.5512 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ca0cf0a6-8801-4367-5dc0-08dd5befd6d8 X-MS-Exchange-CrossTenant-Id: 92e84ceb-fbfd-47ab-be52-080c6b87953f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=92e84ceb-fbfd-47ab-be52-080c6b87953f; Ip=[192.176.1.74]; Helo=[oa.msg.ericsson.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF0001E9C1.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR07MB8893 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Luka Jankovic Add an atomic queue test to the test-eventdev app, which is based on the order queue test that exclusively uses atomic queues. Signed-off-by: Luka Jankovic Tested-by: Pavan Nikhilesh --- app/test-eventdev/meson.build | 1 + app/test-eventdev/test_atomic_queue.c | 234 +++ .../tools/img/eventdev_atomic_atq_test.svg | 1588 +++++++++++++++++ doc/guides/tools/testeventdev.rst | 92 + 4 files changed, 1915 insertions(+) create mode 100644 app/test-eventdev/test_atomic_queue.c create mode 100644 doc/guides/tools/img/eventdev_atomic_atq_test.svg diff --git a/app/test-eventdev/meson.build b/app/test-eventdev/meson.build index 926593b1a6..1f13e1700c 100644 --- a/app/test-eventdev/meson.build +++ b/app/test-eventdev/meson.build @@ -16,6 +16,7 @@ sources = files( 'test_order_common.c', 'test_order_queue.c', 'test_atomic_common.c', + 'test_atomic_queue.c', 'test_perf_atq.c', 'test_perf_common.c', 'test_perf_queue.c', diff --git a/app/test-eventdev/test_atomic_queue.c b/app/test-eventdev/test_atomic_queue.c new file mode 100644 index 0000000000..c1a447bbac --- /dev/null +++ b/app/test-eventdev/test_atomic_queue.c @@ -0,0 +1,234 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2025 Ericsson AB + */ + +#include +#include + +#include "test_atomic_common.h" + +#define NB_QUEUES 2 +#define NB_STAGES 2 + +static rte_spinlock_t *atomic_locks; + +static inline void +atomic_queue_process_stage_0(struct test_order *const t, + struct rte_event *const ev, + uint32_t nb_flows, + uint32_t port) +{ + const uint32_t flow = *order_mbuf_flow_id(t, ev->mbuf); + + atomic_lock_verify(atomic_locks, 0, flow, nb_flows, t, port); + + ev->queue_id = 1; + ev->op = RTE_EVENT_OP_FORWARD; + ev->sched_type = RTE_SCHED_TYPE_ATOMIC; + ev->event_type = RTE_EVENT_TYPE_CPU; + + atomic_spinlock_unlock(atomic_locks, 0, flow, nb_flows); +} + +static inline void +atomic_queue_process_stage_1(struct test_order *const t, + struct rte_event *const ev, + uint32_t nb_flows, + rte_spinlock_t *atomic_locks, + uint32_t *const expected_flow_seq, + RTE_ATOMIC(uint64_t) * const outstand_pkts, + uint32_t port) +{ + const uint32_t flow = *order_mbuf_flow_id(t, ev->mbuf); + const uint32_t seq = *order_mbuf_seqn(t, ev->mbuf); + + atomic_lock_verify(atomic_locks, 1, flow, nb_flows, t, port); + + /* compare the seqn against expected value */ + if (seq != expected_flow_seq[flow]) { + evt_err("flow=%x seqn mismatch got=%x expected=%x", flow, seq, + expected_flow_seq[flow]); + t->err = true; + } + + expected_flow_seq[flow]++; + rte_pktmbuf_free(ev->mbuf); + + rte_atomic_fetch_sub_explicit(outstand_pkts, 1, rte_memory_order_relaxed); + + ev->op = RTE_EVENT_OP_RELEASE; + + atomic_spinlock_unlock(atomic_locks, 1, flow, nb_flows); +} + +static int +atomic_queue_worker_burst(void *arg, bool flow_id_cap, uint32_t max_burst) +{ + ORDER_WORKER_INIT; + struct rte_event ev[BURST_SIZE]; + uint16_t i; + + while (t->err == false) { + + uint16_t const nb_rx = rte_event_dequeue_burst(dev_id, port, ev, max_burst, 0); + + if (nb_rx == 0) { + if (rte_atomic_load_explicit(outstand_pkts, rte_memory_order_relaxed) <= 0) + break; + rte_pause(); + continue; + } + + for (i = 0; i < nb_rx; i++) { + if (!flow_id_cap) + order_flow_id_copy_from_mbuf(t, &ev[i]); + + switch (ev[i].queue_id) { + case 0: + atomic_queue_process_stage_0(t, &ev[i], nb_flows, port); + break; + case 1: + atomic_queue_process_stage_1(t, &ev[i], nb_flows, atomic_locks, + expected_flow_seq, outstand_pkts, port); + break; + default: + order_process_stage_invalid(t, &ev[i]); + break; + } + } + + uint16_t total_enq = 0; + + do { + total_enq += rte_event_enqueue_burst( + dev_id, port, ev + total_enq, nb_rx - total_enq); + } while (total_enq < nb_rx); + } + + return 0; +} + +static int +worker_wrapper(void *arg) +{ + struct worker_data *w = arg; + int max_burst = evt_has_burst_mode(w->dev_id) ? BURST_SIZE : 1; + const bool flow_id_cap = evt_has_flow_id(w->dev_id); + + return atomic_queue_worker_burst(arg, flow_id_cap, max_burst); +} + +static int +atomic_queue_launch_lcores(struct evt_test *test, struct evt_options *opt) +{ + int ret = atomic_launch_lcores(test, opt, worker_wrapper); + rte_free(atomic_locks); + return ret; +} + +static int +atomic_queue_eventdev_setup(struct evt_test *test, struct evt_options *opt) +{ + int ret; + + const uint8_t nb_workers = evt_nr_active_lcores(opt->wlcores); + /* number of active worker cores + 1 producer */ + const uint8_t nb_ports = nb_workers + 1; + + ret = evt_configure_eventdev(opt, NB_QUEUES, nb_ports); + if (ret) { + evt_err("failed to configure eventdev %d", opt->dev_id); + return ret; + } + + /* q0 configuration */ + struct rte_event_queue_conf q0_atomic_conf = { + .priority = RTE_EVENT_DEV_PRIORITY_NORMAL, + .schedule_type = RTE_SCHED_TYPE_ATOMIC, + .nb_atomic_flows = opt->nb_flows, + .nb_atomic_order_sequences = opt->nb_flows, + }; + ret = rte_event_queue_setup(opt->dev_id, 0, &q0_atomic_conf); + if (ret) { + evt_err("failed to setup queue0 eventdev %d err %d", opt->dev_id, ret); + return ret; + } + + /* q1 configuration */ + struct rte_event_queue_conf q1_atomic_conf = { + .priority = RTE_EVENT_DEV_PRIORITY_NORMAL, + .schedule_type = RTE_SCHED_TYPE_ATOMIC, + .nb_atomic_flows = opt->nb_flows, + .nb_atomic_order_sequences = opt->nb_flows, + }; + ret = rte_event_queue_setup(opt->dev_id, 1, &q1_atomic_conf); + if (ret) { + evt_err("failed to setup queue0 eventdev %d err %d", opt->dev_id, ret); + return ret; + } + + /* setup one port per worker, linking to all queues */ + ret = order_event_dev_port_setup(test, opt, nb_workers, NB_QUEUES); + if (ret) + return ret; + + if (!evt_has_distributed_sched(opt->dev_id)) { + uint32_t service_id; + rte_event_dev_service_id_get(opt->dev_id, &service_id); + ret = evt_service_setup(service_id); + if (ret) { + evt_err("No service lcore found to run event dev."); + return ret; + } + } + + ret = rte_event_dev_start(opt->dev_id); + if (ret) { + evt_err("failed to start eventdev %d", opt->dev_id); + return ret; + } + + atomic_locks = atomic_init_locks(NB_STAGES, opt->nb_flows); + + return 0; +} + +static void +atomic_queue_opt_dump(struct evt_options *opt) +{ + order_opt_dump(opt); + evt_dump("nb_evdev_queues", "%d", NB_QUEUES); +} + +static bool +atomic_queue_capability_check(struct evt_options *opt) +{ + struct rte_event_dev_info dev_info; + + rte_event_dev_info_get(opt->dev_id, &dev_info); + if (dev_info.max_event_queues < NB_QUEUES || + dev_info.max_event_ports < order_nb_event_ports(opt)) { + evt_err("not enough eventdev queues=%d/%d or ports=%d/%d", NB_QUEUES, + dev_info.max_event_queues, order_nb_event_ports(opt), + dev_info.max_event_ports); + return false; + } + + return true; +} + +static const struct evt_test_ops atomic_queue = { + .cap_check = atomic_queue_capability_check, + .opt_check = order_opt_check, + .opt_dump = atomic_queue_opt_dump, + .test_setup = order_test_setup, + .mempool_setup = order_mempool_setup, + .eventdev_setup = atomic_queue_eventdev_setup, + .launch_lcores = atomic_queue_launch_lcores, + .eventdev_destroy = order_eventdev_destroy, + .mempool_destroy = order_mempool_destroy, + .test_result = order_test_result, + .test_destroy = order_test_destroy, +}; + +EVT_TEST_REGISTER(atomic_queue); diff --git a/doc/guides/tools/img/eventdev_atomic_atq_test.svg b/doc/guides/tools/img/eventdev_atomic_atq_test.svg new file mode 100644 index 0000000000..f7956ecd6a --- /dev/null +++ b/doc/guides/tools/img/eventdev_atomic_atq_test.svg @@ -0,0 +1,1588 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + image/svg+xml + + + + + + + + test: atomic_atq(all types queue) +   + + + + + + + + + producer_flow_seq + + producer maintains per flow sequence number + + + flow 0 + + flow 1 + flow 2 + + flow n + + + + producer0 + all_types_queue0 + worker 0 + port n+1 + worker 1 + worker 2 + worker n + port 0 + port 1 + port 2 + port n + expected_flow_seq + per flow expected sequence number + + + flow 0 + + flow 1 + flow 2 + + flow n + + + + + + + + + + + + + + + + + + dequeue_atomic_flow, lock(step 2) + enqueue atomic flow(step 1) + + produce atomic flows(step 0) + unlock and enqueue(step 3) + dequeue_atomic_flow, lock (step 4) + + + + + unlock(step 5) + + + diff --git a/doc/guides/tools/testeventdev.rst b/doc/guides/tools/testeventdev.rst index aaa0e5f24c..4f91e81240 100644 --- a/doc/guides/tools/testeventdev.rst +++ b/doc/guides/tools/testeventdev.rst @@ -55,6 +55,7 @@ The following are the application command-line options: order_queue order_atq + atomic_queue perf_queue perf_atq pipeline_atq @@ -326,6 +327,97 @@ Example command to run order queue test: sudo /app/dpdk-test-eventdev -c 0x1f -s 0x10 --vdev=event_sw0 -- \ --test=order_queue --plcores 1 --wlcores 2,3 +ORDER_ATOMIC Test +~~~~~~~~~~~~~~~~~ + +This is a functional test is similar to the ORDER_QUEUE test, but differs in two +critical ways: + +#. Both queues (q0 and q1) are atomic. This makes it compatible with the + distributed software event device (dsw). +#. Atomicity is verified using spinlocks for each combination of flow id and + queue id. + +.. _table_eventdev_atomic_queue_test: + +.. table:: Atomic queue test eventdev configuration. + + +---+--------------+----------------+---------------------------+ + | # | Items | Value | Comments | + | | | | | + +===+==============+================+===========================+ + | 1 | nb_queues | 2 | q0(atomic), q1(atomic) | + | | | | | + +---+--------------+----------------+---------------------------+ + | 2 | nb_producers | 1 | | + | | | | | + +---+--------------+----------------+---------------------------+ + | 3 | nb_workers | >= 1 | | + | | | | | + +---+--------------+----------------+---------------------------+ + | 4 | nb_ports | nb_workers + | Workers use port 0 to | + | | | 1 | port n-1.Producer uses | + | | | | port n. | + +---+--------------+----------------+---------------------------+ + +.. _figure_eventdev_atomic_queue_test: + +.. figure:: img/eventdev_atomic_queue_test.* + + atomic queue test operation. + +When an event is dequeued for processing, a spinlock is acquired for the +the flow from which the event was dequeued. Once processing is complete, +the lock is released. The test will fail if an attempt is made to take a lock +that is already held. This indicates that multiple workers attempted to +process the same flow at the same time, thereby violating atomicity. + +.. table:: Atomic queue test queue processing tasks. + + +-----------+---------------------------------------------------+ + | Queue ID | Processing Task | + | | | + +===========+===================================================+ + | 0 | Update queue ID for event and re-enqueue. | + | | | + +-----------+---------------------------------------------------+ + | 1 | Verify sequence number. | + | | | + +-----------+---------------------------------------------------+ + +Application options +^^^^^^^^^^^^^^^^^^^ + +Supported application command line options are following:: + + --verbose + --dev + --test + --socket_id + --pool_sz + --plcores + --wlcores + --nb_flows + --nb_pkts + --worker_deq_depth + --deq_tmo_nsec + +Example +^^^^^^^ + +Example command to run with the software event device: + +.. code-block:: console + + sudo /app/dpdk-test-eventdev -c 0x1f -s 0x10 --vdev=event_sw0 -- \ + --test=atomic_queue --plcores 1 --wlcores 2,3 + +Example command to run with the distributed software event device: + +.. code-block:: console + + sudo /app/dpdk-test-eventdev -c 0x1f --vdev=event_dsw0 -- \ + --test=atomic_queue --plcores 1 --wlcores 2,3,4 ORDER_ATQ Test ~~~~~~~~~~~~~~ -- 2.34.1