From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 561AA467FA; Mon, 26 May 2025 18:59:41 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id CF76240674; Mon, 26 May 2025 18:58:59 +0200 (CEST) Received: from mx0a-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by mails.dpdk.org (Postfix) with ESMTP id EAA9E40A70 for ; Mon, 26 May 2025 18:58:57 +0200 (CEST) Received: from pps.filterd (m0431384.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54QA8Nsj022620 for ; Mon, 26 May 2025 09:58:57 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=pfpt0220; bh=9 aS3bOraI5Csy6LHQ9yw4x+CZskiVRwoPnwLgjIiG1Q=; b=Suwj9EqoQK8iXYF0l q9KzCqIWztr29RqdHumN4w6yerH+VzRCaCpFVLtaQ0joRhnGPNShI0TCMIlXjPkU ZAZoubuHHFtqXBq27D+AqM3nWdaVOjl+h2pzyLnPYejk+lg7bxpzB7MApRFXXAsO beref+a3+1mnhsxV8esJA9doD88MZp9NjMgXyDIhlba07IBT/RWM4Ifd8mGL6mBq KoZOUA89ZWwzOxc0D7jTZhzZ/Ep/r+tkq+JuDm227Rm8joC0WxiECSw624Mj4yTB TZ50jK8oLJgJ2KVmDu9UIj9xkTOsEP/GesdTHy5lLTaIdAlFPa8L8U1GDc1/37Rc opAYQ== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 46vp9krp9f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Mon, 26 May 2025 09:58:56 -0700 (PDT) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 26 May 2025 09:58:56 -0700 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.4 via Frontend Transport; Mon, 26 May 2025 09:58:56 -0700 Received: from hyd1554.caveonetworks.com (unknown [10.29.56.32]) by maili.marvell.com (Postfix) with ESMTP id 866F93F7048; Mon, 26 May 2025 09:58:53 -0700 (PDT) From: Tejasree Kondoj To: Akhil Goyal CC: Vidya Sagar Velumuri , Anoob Joseph , Aakash Sasidharan , "Nithinsen Kaithakadan" , Rupesh Chiluka , Subject: [PATCH v2 10/40] crypto/cnxk: add skeletion for enq deq functions Date: Mon, 26 May 2025 22:27:49 +0530 Message-ID: <20250526165819.2197892-11-ktejasree@marvell.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250526165819.2197892-1-ktejasree@marvell.com> References: <20250526165819.2197892-1-ktejasree@marvell.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Authority-Analysis: v=2.4 cv=VYn3PEp9 c=1 sm=1 tr=0 ts=68349dd1 cx=c_pps a=rEv8fa4AjpPjGxpoe8rlIQ==:117 a=rEv8fa4AjpPjGxpoe8rlIQ==:17 a=dt9VzEwgFbYA:10 a=M5GUcnROAAAA:8 a=oHHSJpLJoGYO9f13fccA:9 a=OBjm3rFKGHvpk9ecZwUJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTI2MDE0MyBTYWx0ZWRfXzYODQp7WGMIP V8x6xsKOwGwvgAukkIhKHPY+ugHGr1Sm1kyJHn237McrjNJVLwVBXhB1cdsEhXuK0KY0wpYtXDg 4zRyAzZaDvuFoCCjsWtAjnuOVakvnqOzr3wsJhQEQyvwkjLP8LeV60wZ0Nu6WPTr125wxcDy9+6 K2aDcI/LrEDE5HZtV3xGpwXECjT8Fmq/UwvU3icaW8iC31jRetYXh6lfBoJyYpEWbNG8swgcpxL gg5jQJcW3l35dHsF7HjU0ZlY8yd8Y1u8dqe2sxl/b68Yer1NmtRONaVMDQtA+L6w0jBSS0M5e8U 55tTNZ3zOP8f83esdH+vMVo0rNO2FJw2526n60bJAx+g0Q/+PTlY0ESPy6sQWBUG39Ri1XZ2UFZ 58htrJs28XE6J/rDrijy9Gq7BiDlXGwqtz8rzgUByGdHW4f2mXpr5WpSuVogDQiicSPChco2 X-Proofpoint-ORIG-GUID: _GQ9irSdaTPMF41huykqFsO09P501EkU X-Proofpoint-GUID: _GQ9irSdaTPMF41huykqFsO09P501EkU X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-26_08,2025-05-26_02,2025-03-28_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Vidya Sagar Velumuri Add skeletion for cn20k enq deq functions Signed-off-by: Vidya Sagar Velumuri --- drivers/crypto/cnxk/cn20k_cryptodev.c | 1 + drivers/crypto/cnxk/cn20k_cryptodev_ops.c | 29 +++++++++++++++++++++++ drivers/crypto/cnxk/cn20k_cryptodev_ops.h | 1 + 3 files changed, 31 insertions(+) diff --git a/drivers/crypto/cnxk/cn20k_cryptodev.c b/drivers/crypto/cnxk/cn20k_cryptodev.c index 980ea7df97..0845c1e20d 100644 --- a/drivers/crypto/cnxk/cn20k_cryptodev.c +++ b/drivers/crypto/cnxk/cn20k_cryptodev.c @@ -92,6 +92,7 @@ cn20k_cpt_pci_probe(struct rte_pci_driver *pci_drv __rte_unused, struct rte_pci_ dev->feature_flags = cnxk_cpt_default_ff_get(); dev->qp_depth_used = cnxk_cpt_qp_depth_used; + cn20k_cpt_set_enqdeq_fns(dev, vf); rte_cryptodev_pmd_probing_finish(dev); diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_ops.c b/drivers/crypto/cnxk/cn20k_cryptodev_ops.c index ac321a2b91..e3bea9aaf6 100644 --- a/drivers/crypto/cnxk/cn20k_cryptodev_ops.c +++ b/drivers/crypto/cnxk/cn20k_cryptodev_ops.c @@ -30,6 +30,35 @@ cn20k_cpt_crypto_adapter_ev_mdata_set(struct rte_cryptodev *dev __rte_unused, vo return 0; } +static uint16_t +cn20k_cpt_enqueue_burst(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops) +{ + (void)qptr; + (void)ops; + (void)nb_ops; + + return 0; +} + +static uint16_t +cn20k_cpt_dequeue_burst(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops) +{ + (void)qptr; + (void)ops; + (void)nb_ops; + + return 0; +} + +void +cn20k_cpt_set_enqdeq_fns(struct rte_cryptodev *dev, struct cnxk_cpt_vf *vf) +{ + dev->enqueue_burst = cn20k_cpt_enqueue_burst; + dev->dequeue_burst = cn20k_cpt_dequeue_burst; + + rte_mb(); +} + static void cn20k_cpt_dev_info_get(struct rte_cryptodev *dev, struct rte_cryptodev_info *info) { diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_ops.h b/drivers/crypto/cnxk/cn20k_cryptodev_ops.h index d7c3aed22b..d6f1592a56 100644 --- a/drivers/crypto/cnxk/cn20k_cryptodev_ops.h +++ b/drivers/crypto/cnxk/cn20k_cryptodev_ops.h @@ -20,4 +20,5 @@ extern struct rte_cryptodev_ops cn20k_cpt_ops; +void cn20k_cpt_set_enqdeq_fns(struct rte_cryptodev *dev, struct cnxk_cpt_vf *vf); #endif /* _CN20K_CRYPTODEV_OPS_H_ */ -- 2.25.1