From: Tejasree Kondoj <ktejasree@marvell.com>
To: Akhil Goyal <gakhil@marvell.com>
Cc: Anoob Joseph <anoobj@marvell.com>,
Aakash Sasidharan <asasidharan@marvell.com>,
Nithinsen Kaithakadan <nkaithakadan@marvell.com>,
Rupesh Chiluka <rchiluka@marvell.com>,
Vidya Sagar Velumuri <vvelumuri@marvell.com>, <dev@dpdk.org>
Subject: [PATCH v2 21/40] crypto/cnxk: add Rx inject in security lookaside
Date: Mon, 26 May 2025 22:28:00 +0530 [thread overview]
Message-ID: <20250526165819.2197892-22-ktejasree@marvell.com> (raw)
In-Reply-To: <20250526165819.2197892-1-ktejasree@marvell.com>
Add Rx inject fastpath API for cn20k
Signed-off-by: Vidya Sagar Velumuri <vvelumuri@marvell.com>
Signed-off-by: Tejasree Kondoj <ktejasree@marvell.com>
---
drivers/crypto/cnxk/cn20k_cryptodev_ops.c | 186 ++++++++++++++++++++++
drivers/crypto/cnxk/cn20k_cryptodev_ops.h | 8 +
drivers/crypto/cnxk/cn20k_cryptodev_sec.c | 35 ----
3 files changed, 194 insertions(+), 35 deletions(-)
diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_ops.c b/drivers/crypto/cnxk/cn20k_cryptodev_ops.c
index ac03c76f4d..ead5730db9 100644
--- a/drivers/crypto/cnxk/cn20k_cryptodev_ops.c
+++ b/drivers/crypto/cnxk/cn20k_cryptodev_ops.c
@@ -3,8 +3,11 @@
*/
#include <cryptodev_pmd.h>
+#include <eal_export.h>
+#include <ethdev_driver.h>
#include <rte_cryptodev.h>
#include <rte_hexdump.h>
+#include <rte_vect.h>
#include "roc_cpt.h"
#include "roc_idev.h"
@@ -508,6 +511,189 @@ cn20k_sym_configure_raw_dp_ctx(struct rte_cryptodev *dev, uint16_t qp_id,
return 0;
}
+#if defined(RTE_ARCH_ARM64)
+RTE_EXPORT_INTERNAL_SYMBOL(cn20k_cryptodev_sec_inb_rx_inject)
+uint16_t __rte_hot
+cn20k_cryptodev_sec_inb_rx_inject(void *dev, struct rte_mbuf **pkts,
+ struct rte_security_session **sess, uint16_t nb_pkts)
+{
+ uint64_t lmt_base, io_addr, u64_0, u64_1, l2_len, pf_func;
+ uint64x2_t inst_01, inst_23, inst_45, inst_67;
+ struct cn20k_sec_session *sec_sess;
+ struct rte_cryptodev *cdev = dev;
+ union cpt_res_s *hw_res = NULL;
+ uint16_t lmt_id, count = 0;
+ struct cpt_inst_s *inst;
+ union cpt_fc_write_s fc;
+ struct cnxk_cpt_vf *vf;
+ struct rte_mbuf *m;
+ uint64_t u64_dptr;
+ uint64_t *fc_addr;
+ int i;
+
+ vf = cdev->data->dev_private;
+
+ lmt_base = vf->rx_inj_lmtline.lmt_base;
+ io_addr = vf->rx_inj_lmtline.io_addr;
+ fc_addr = vf->rx_inj_lmtline.fc_addr;
+
+ ROC_LMT_BASE_ID_GET(lmt_base, lmt_id);
+ pf_func = vf->rx_inj_sso_pf_func;
+
+ const uint32_t fc_thresh = vf->rx_inj_lmtline.fc_thresh;
+
+again:
+ fc.u64[0] =
+ rte_atomic_load_explicit((RTE_ATOMIC(uint64_t) *)fc_addr, rte_memory_order_relaxed);
+ inst = (struct cpt_inst_s *)lmt_base;
+
+ i = 0;
+
+ if (unlikely(fc.s.qsize > fc_thresh))
+ goto exit;
+
+ for (; i < RTE_MIN(CN20K_CPT_PKTS_PER_LOOP, nb_pkts); i++) {
+
+ m = pkts[i];
+ sec_sess = (struct cn20k_sec_session *)sess[i];
+
+ if (unlikely(rte_pktmbuf_headroom(m) < 32)) {
+ plt_dp_err("No space for CPT res_s");
+ break;
+ }
+
+ l2_len = m->l2_len;
+
+ *rte_security_dynfield(m) = (uint64_t)sec_sess->userdata;
+
+ hw_res = rte_pktmbuf_mtod(m, void *);
+ hw_res = RTE_PTR_SUB(hw_res, 32);
+ hw_res = RTE_PTR_ALIGN_CEIL(hw_res, 16);
+
+ /* Prepare CPT instruction */
+ if (m->nb_segs > 1) {
+ struct rte_mbuf *last = rte_pktmbuf_lastseg(m);
+ uintptr_t dptr, rxphdr, wqe_hdr;
+ uint16_t i;
+
+ if ((m->nb_segs > CNXK_CPT_MAX_SG_SEGS) ||
+ (rte_pktmbuf_tailroom(m) < CNXK_CPT_MIN_TAILROOM_REQ))
+ goto exit;
+
+ wqe_hdr = rte_pktmbuf_mtod_offset(last, uintptr_t, last->data_len);
+ wqe_hdr += BIT_ULL(7);
+ wqe_hdr = (wqe_hdr - 1) & ~(BIT_ULL(7) - 1);
+
+ /* Pointer to WQE header */
+ *(uint64_t *)(m + 1) = wqe_hdr;
+
+ /* Reserve SG list after end of last mbuf data location. */
+ rxphdr = wqe_hdr + 8;
+ dptr = rxphdr + 7 * 8;
+
+ /* Prepare Multiseg SG list */
+ i = fill_sg2_comp_from_pkt((struct roc_sg2list_comp *)dptr, 0, m);
+ u64_dptr = dptr | ((uint64_t)(i) << 60);
+ } else {
+ struct roc_sg2list_comp *sg2;
+ uintptr_t dptr, wqe_hdr;
+
+ /* Reserve space for WQE, NIX_RX_PARSE_S and SG_S.
+ * Populate SG_S with num segs and seg length
+ */
+ wqe_hdr = (uintptr_t)(m + 1);
+ *(uint64_t *)(m + 1) = wqe_hdr;
+
+ sg2 = (struct roc_sg2list_comp *)(wqe_hdr + 8 * 8);
+ sg2->u.s.len[0] = rte_pktmbuf_pkt_len(m);
+ sg2->u.s.valid_segs = 1;
+
+ dptr = (uint64_t)rte_pktmbuf_iova(m);
+ u64_dptr = dptr;
+ }
+
+ /* Word 0 and 1 */
+ inst_01 = vdupq_n_u64(0);
+ u64_0 = pf_func << 48 | *(vf->rx_chan_base + m->port) << 4 | (l2_len - 2) << 24 |
+ l2_len << 16;
+ inst_01 = vsetq_lane_u64(u64_0, inst_01, 0);
+ inst_01 = vsetq_lane_u64((uint64_t)hw_res, inst_01, 1);
+ vst1q_u64(&inst->w0.u64, inst_01);
+
+ /* Word 2 and 3 */
+ inst_23 = vdupq_n_u64(0);
+ u64_1 = (((uint64_t)m + sizeof(struct rte_mbuf)) >> 3) << 3 | 1;
+ inst_23 = vsetq_lane_u64(u64_1, inst_23, 1);
+ vst1q_u64(&inst->w2.u64, inst_23);
+
+ /* Word 4 and 5 */
+ inst_45 = vdupq_n_u64(0);
+ u64_0 = sec_sess->inst.w4 | (rte_pktmbuf_pkt_len(m));
+ inst_45 = vsetq_lane_u64(u64_0, inst_45, 0);
+ inst_45 = vsetq_lane_u64(u64_dptr, inst_45, 1);
+ vst1q_u64(&inst->w4.u64, inst_45);
+
+ /* Word 6 and 7 */
+ inst_67 = vdupq_n_u64(0);
+ u64_1 = sec_sess->inst.w7;
+ inst_67 = vsetq_lane_u64(u64_1, inst_67, 1);
+ vst1q_u64(&inst->w6.u64, inst_67);
+
+ inst++;
+ }
+
+ cn20k_cpt_lmtst_dual_submit(&io_addr, lmt_id, &i);
+
+ if (nb_pkts - i > 0 && i == CN20K_CPT_PKTS_PER_LOOP) {
+ nb_pkts -= CN20K_CPT_PKTS_PER_LOOP;
+ pkts += CN20K_CPT_PKTS_PER_LOOP;
+ count += CN20K_CPT_PKTS_PER_LOOP;
+ sess += CN20K_CPT_PKTS_PER_LOOP;
+ goto again;
+ }
+
+exit:
+ return count + i;
+}
+#else
+RTE_EXPORT_INTERNAL_SYMBOL(cn20k_cryptodev_sec_inb_rx_inject)
+uint16_t __rte_hot
+cn20k_cryptodev_sec_inb_rx_inject(void *dev, struct rte_mbuf **pkts,
+ struct rte_security_session **sess, uint16_t nb_pkts)
+{
+ RTE_SET_USED(dev);
+ RTE_SET_USED(pkts);
+ RTE_SET_USED(sess);
+ RTE_SET_USED(nb_pkts);
+ return 0;
+}
+#endif
+
+RTE_EXPORT_INTERNAL_SYMBOL(cn20k_cryptodev_sec_rx_inject_configure)
+int
+cn20k_cryptodev_sec_rx_inject_configure(void *device, uint16_t port_id, bool enable)
+{
+ struct rte_cryptodev *crypto_dev = device;
+ struct rte_eth_dev *eth_dev;
+ int ret;
+
+ if (!rte_eth_dev_is_valid_port(port_id))
+ return -EINVAL;
+
+ if (!(crypto_dev->feature_flags & RTE_CRYPTODEV_FF_SECURITY_RX_INJECT))
+ return -ENOTSUP;
+
+ eth_dev = &rte_eth_devices[port_id];
+
+ ret = strncmp(eth_dev->device->driver->name, "net_cn20k", 8);
+ if (ret)
+ return -ENOTSUP;
+
+ roc_idev_nix_rx_inject_set(port_id, enable);
+
+ return 0;
+}
+
struct rte_cryptodev_ops cn20k_cpt_ops = {
/* Device control ops */
.dev_configure = cnxk_cpt_dev_config,
diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_ops.h b/drivers/crypto/cnxk/cn20k_cryptodev_ops.h
index bdd6f71022..752ca588e0 100644
--- a/drivers/crypto/cnxk/cn20k_cryptodev_ops.h
+++ b/drivers/crypto/cnxk/cn20k_cryptodev_ops.h
@@ -25,6 +25,14 @@ extern struct rte_cryptodev_ops cn20k_cpt_ops;
void cn20k_cpt_set_enqdeq_fns(struct rte_cryptodev *dev);
+__rte_internal
+uint16_t __rte_hot cn20k_cryptodev_sec_inb_rx_inject(void *dev, struct rte_mbuf **pkts,
+ struct rte_security_session **sess,
+ uint16_t nb_pkts);
+
+__rte_internal
+int cn20k_cryptodev_sec_rx_inject_configure(void *device, uint16_t port_id, bool enable);
+
static __rte_always_inline void __rte_hot
cn20k_cpt_lmtst_dual_submit(uint64_t *io_addr, const uint16_t lmt_id, int *i)
{
diff --git a/drivers/crypto/cnxk/cn20k_cryptodev_sec.c b/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
index ba7f1baf86..7374a83795 100644
--- a/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
+++ b/drivers/crypto/cnxk/cn20k_cryptodev_sec.c
@@ -112,41 +112,6 @@ cn20k_sec_session_update(void *dev, struct rte_security_session *sec_sess,
return -ENOTSUP;
}
-static int
-cn20k_cryptodev_sec_rx_inject_configure(void *device, uint16_t port_id, bool enable)
-{
- RTE_SET_USED(device);
- RTE_SET_USED(port_id);
- RTE_SET_USED(enable);
-
- return -ENOTSUP;
-}
-
-#if defined(RTE_ARCH_ARM64)
-static uint16_t
-cn20k_cryptodev_sec_inb_rx_inject(void *dev, struct rte_mbuf **pkts,
- struct rte_security_session **sess, uint16_t nb_pkts)
-{
- RTE_SET_USED(dev);
- RTE_SET_USED(pkts);
- RTE_SET_USED(sess);
- RTE_SET_USED(nb_pkts);
-
- return 0;
-}
-#else
-uint16_t __rte_hot
-cn20k_cryptodev_sec_inb_rx_inject(void *dev, struct rte_mbuf **pkts,
- struct rte_security_session **sess, uint16_t nb_pkts)
-{
- RTE_SET_USED(dev);
- RTE_SET_USED(sess);
- RTE_SET_USED(nb_pkts);
-
- return 0;
-}
-#endif
-
/* Update platform specific security ops */
void
cn20k_sec_ops_override(void)
--
2.25.1
next prev parent reply other threads:[~2025-05-26 17:01 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-26 16:57 [PATCH v2 00/40] fixes and new features to cnxk crypto PMD Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 01/40] crypto/cnxk: update the sg list population Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 02/40] crypto/cnxk: add lookaside IPsec CPT LF stats Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 03/40] crypto/cnxk: fix qp stats PMD API Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 04/40] crypto/cnxk: fail Rx inject configure if not supported Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 05/40] crypto/cnxk: add check for max supported gather entries Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 06/40] crypto/cnxk: enable IV from application support Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 07/40] crypto/cnxk: add probe for cn20k crypto device Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 08/40] crypto/cnxk: add ops skeleton for cn20k Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 09/40] crypto/cnxk: add dev info get Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 10/40] crypto/cnxk: add skeletion for enq deq functions Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 11/40] crypto/cnxk: add lmtst routines for cn20k Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 12/40] crypto/cnxk: add enqueue function support Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 13/40] crypto/cnxk: add cryptodev dequeue support for cn20k Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 14/40] crypto/cnxk: move debug dumps to common Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 15/40] crypto/cnxk: add rte security skeletion for cn20k Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 16/40] crypto/cnxk: add security session creation Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 17/40] crypto/cnxk: add security session destroy Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 18/40] crypto/cnxk: move code to common Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 19/40] crypto/cnxk: add rte sec session update Tejasree Kondoj
2025-05-26 16:57 ` [PATCH v2 20/40] crypto/cnxk: add rte security datapath handling Tejasree Kondoj
2025-05-26 16:58 ` Tejasree Kondoj [this message]
2025-05-26 16:58 ` [PATCH v2 22/40] crypto/cnxk: add skeleton for tls Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 23/40] crypto/cnxk: add tls write session creation Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 24/40] crypto/cnxk: add tls read " Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 25/40] crypto/cnxk: add tls session destroy Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 26/40] crypto/cnxk: add enq and dequeue support for TLS Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 27/40] crypto/cnxk: tls post process Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 28/40] crypto/cnxk: add tls session update Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 29/40] crypto/cnxk: include required headers Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 30/40] crypto/cnxk: support raw API for cn20k Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 31/40] crypto/cnxk: add model check " Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 32/40] common/cnxk: fix salt handling with aes-ctr Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 33/40] common/cnxk: set correct salt value for ctr algos Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 34/40] crypto/cnxk: extend check for max supported gather entries Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 35/40] crypto/cnxk: add struct variable for custom metadata Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 36/40] crypto/cnxk: add asym sessionless handling Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 37/40] crypto/cnxk: add support for sessionless asym Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 38/40] doc: update CN20K CPT documentation Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 39/40] common/cnxk: update qsize in CPT iq enable Tejasree Kondoj
2025-05-26 16:58 ` [PATCH v2 40/40] crypto/cnxk: copy 8B iv into sess in aes ctr Tejasree Kondoj
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250526165819.2197892-22-ktejasree@marvell.com \
--to=ktejasree@marvell.com \
--cc=anoobj@marvell.com \
--cc=asasidharan@marvell.com \
--cc=dev@dpdk.org \
--cc=gakhil@marvell.com \
--cc=nkaithakadan@marvell.com \
--cc=rchiluka@marvell.com \
--cc=vvelumuri@marvell.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).