From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id D7E0243295;
Sun, 5 Nov 2023 21:27:27 +0100 (CET)
Received: from mails.dpdk.org (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 6EC694029E;
Sun, 5 Nov 2023 21:27:27 +0100 (CET)
Received: from out2-smtp.messagingengine.com (out2-smtp.messagingengine.com
[66.111.4.26]) by mails.dpdk.org (Postfix) with ESMTP id 207F940278
for <dev@dpdk.org>; Sun, 5 Nov 2023 21:27:26 +0100 (CET)
Received: from compute3.internal (compute3.nyi.internal [10.202.2.43])
by mailout.nyi.internal (Postfix) with ESMTP id 0EAEF5C0079;
Sun, 5 Nov 2023 15:27:23 -0500 (EST)
Received: from mailfrontend2 ([10.202.2.163])
by compute3.internal (MEProxy); Sun, 05 Nov 2023 15:27:23 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monjalon.net; h=
cc:cc:content-transfer-encoding:content-type:content-type:date
:date:from:from:in-reply-to:in-reply-to:message-id:mime-version
:references:reply-to:sender:subject:subject:to:to; s=fm3; t=
1699216043; x=1699302443; bh=uGz1BzV1DjhhQktP/RPAbjAnwdTNlI4+O1H
CMVVn6E4=; b=euANHYG2WmzUfvvh+c1h6DQeII7n5R8d0dQpROJgMCusNfENvY3
ItyPycWoGNbWYAAtQi/ldt2Lqto7i7Q9JaR+RABzkIgvW9Z9Z3yw+giA7ELJR2PK
2J0YmKrkq9aPa1Wwt9kjF0PTDB3sP0f1N+iwhUSb6Z8Z/HjC7soeZb7CQt0NMqL4
9FYi8reDOXg9NSw/aOZh7r0xzjbFdtHDjL8BgCgzW3nmbPuseMgPZ8yEw2/qT2jp
UMT08LUx92keN8MDqHIsWtg689sXcjlK/enrAgksNJ6llmjxXMiCi6rCsOGnHONa
nzbINBUpQoTI8ffYUI341F+fd8LIpoy8BXw==
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=
messagingengine.com; h=cc:cc:content-transfer-encoding
:content-type:content-type:date:date:feedback-id:feedback-id
:from:from:in-reply-to:in-reply-to:message-id:mime-version
:references:reply-to:sender:subject:subject:to:to:x-me-proxy
:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm3; t=
1699216043; x=1699302443; bh=uGz1BzV1DjhhQktP/RPAbjAnwdTNlI4+O1H
CMVVn6E4=; b=EGlWvdOwVODkh3EZtLoun+eag8iJa2J0oYXDqoyYaubgxw+1ixg
FRRfr1hFS2BHnF9/I/1aztqUk5PzKkZYQN3SONo8T/N4FZ5nc4VX9ftzaqi6JUF/
5JyXIX5Dd4cCprB+70dtOXO6RhZ3bDW95pwV8Trqv3dLMoWFj1QlHKO26OM2HvxO
4HVTwMkZB/sDzq83ao9zm5m4WMBfoOgY9Yi59g3wKCZV0KLxTfriHC3Lm8XYVf9y
PkrHuD0usJvpjLBsj8ByJyOTWifNiU6oJYVLlWuNqdOvlTBLilNGZ8QkS9IlMNsi
mAFgRx6T3gx5w+YmUw1axVwkrZbRobF0Krg==
X-ME-Sender: <xms:qvpHZX9OimsMtKVKLSv058wMHpT-1z4QXGG-ViCiZx-7EgI6lY05tg>
<xme:qvpHZTuic9NT4ZqNiAk0Oxp7RUgtsVF4tOEjRgklRbk5xOCsavBcCA26npBR1bteQ
FSPEJA30Kv81Bbd4g>
X-ME-Received: <xmr:qvpHZVBtwZsQhusKCFl0pu84VcNpxNWuj4dQ1rJ6MTUqwDIW9t4TbV88R6kAGONPbAfVeuQUIKzXgWlO8XXh7ckXvA>
X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvkedrudduvddgudefjecutefuodetggdotefrod
ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfgh
necuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmd
enucfjughrpefhvfevufffkfgjfhgggfgtsehtufertddttddvnecuhfhrohhmpefvhhho
mhgrshcuofhonhhjrghlohhnuceothhhohhmrghssehmohhnjhgrlhhonhdrnhgvtheqne
cuggftrfgrthhtvghrnheptdejieeifeehtdffgfdvleetueeffeehueejgfeuteeftddt
ieekgfekudehtdfgnecuvehluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmrghilh
hfrhhomhepthhhohhmrghssehmohhnjhgrlhhonhdrnhgvth
X-ME-Proxy: <xmx:qvpHZTfXNIR_YW9SHpfUOZR5qt3CctsBJQwwGN3YcJfG-Vz_y7aExw>
<xmx:qvpHZcPQ0hgWSkaoGLgMMZV23yI0loTCFbaRKrxqEJ2q0D7UitN0Hg>
<xmx:qvpHZVmx_AcZfte56Vbctid7zHWLVJDP5m6UrKDbWymGz6AC5Krvkg>
<xmx:q_pHZdhJ5s5vaiuOtjp2E3PaPh4rHcNbNmbSKqpmVORuWXiGhL5hIQ>
Feedback-ID: i47234305:Fastmail
Received: by mail.messagingengine.com (Postfix) with ESMTPA; Sun,
5 Nov 2023 15:27:21 -0500 (EST)
From: Thomas Monjalon <thomas@monjalon.net>
To: rasland@nvidia.com, Gregory Etelson <getelson@nvidia.com>
Cc: dev@dpdk.org, getelson@nvidia.com, mkashani@nvidia.com,
Ori Kam <orika@nvidia.com>, Matan Azrad <matan@nvidia.com>,
Viacheslav Ovsiienko <viacheslavo@nvidia.com>,
Suanming Mou <suanmingm@nvidia.com>, asafp@nvidia.com
Subject: Re: [PATCH 04/30] net/mlx5: add rte_device parameter to locate HWS
registers
Date: Sun, 05 Nov 2023 21:27:19 +0100
Message-ID: <2099375.bB369e8A3T@thomas>
In-Reply-To: <20231029163202.216450-4-getelson@nvidia.com>
References: <20231029163202.216450-1-getelson@nvidia.com>
<20231029163202.216450-4-getelson@nvidia.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="us-ascii"
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
29/10/2023 17:31, Gregory Etelson:
> 1. Add rte_eth_dev parameter to the `flow_hw_get_reg_id()`
>
> 2. Add mlx5_flow_hw_get_reg_id()
>
> Signed-off-by: Gregory Etelson <getelson@nvidia.com>
> Acked-by: Ori Kam <orika@nvidia.com>
> ---
This,
> -static void
> +void
> flow_rxq_mark_flag_set(struct rte_eth_dev *dev)
> {
and this,
> +void
> +flow_rxq_mark_flag_set(struct rte_eth_dev *dev);
are completely unrelated changes,
and probably unneeded.