From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A84EAA050C; Thu, 14 Apr 2022 10:00:42 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 508C740687; Thu, 14 Apr 2022 10:00:42 +0200 (CEST) Received: from out1-smtp.messagingengine.com (out1-smtp.messagingengine.com [66.111.4.25]) by mails.dpdk.org (Postfix) with ESMTP id 762384003F for ; Thu, 14 Apr 2022 10:00:41 +0200 (CEST) Received: from compute4.internal (compute4.nyi.internal [10.202.2.44]) by mailout.nyi.internal (Postfix) with ESMTP id 299AB5C046C; Thu, 14 Apr 2022 04:00:41 -0400 (EDT) Received: from mailfrontend2 ([10.202.2.163]) by compute4.internal (MEProxy); Thu, 14 Apr 2022 04:00:41 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monjalon.net; h= cc:cc:content-transfer-encoding:content-type:date:date:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:sender:subject:subject:to:to; s=fm1; t=1649923241; x= 1650009641; bh=6Rbwl7Fb7eY5vVvdbT1DpG8TIRS19feI5Uy2OC7fBfU=; b=q xJ+OLxAnVxqx9642DEHil8724MN76jF61nDmb36hP99GSoQQ3fbU4d5QcpgVinar YiZ6Wz4q3Jr/IBJR8EBvEp+teSHO0M830aEVidiOhupngmEFZ8CsPQEB40x7Ohk0 9mgIkLEQIDQWCWMAmezwMDbJ2LKaUurDdS+1BYNLExrk90biHvX+MFjfNXF0OmKn pePRoxndt/w+4wg3FTjx7DmI0N7YJHxT3uKh4SIXOEIy6KO/qm4LKCgCiZuueXKm mIcbjd0va63QdipqnOWC2VqbfGiR3wOZElmTKnJURaayCrU+P2r/h/Mn4SkrdbxU icnOlMHVEkdW/33bQ5UmQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm1; t=1649923241; x=1650009641; bh=6Rbwl7Fb7eY5v VvdbT1DpG8TIRS19feI5Uy2OC7fBfU=; b=NuxwOALQ5sCS7EqVL/Nfbz4yY5b+m 1n/y6fOEODEJLvTwPtJVPuy9ZnRN8LFcJlqIRa78MZOZUcfXpMtG4JLEgO3JR5gt vpaIVTO8dCsm6EIcBUl01okQGMv/9qf308wm1kqeMCFfnmI/iKsDLTlbEJ4lhcL4 NCbhrw/r3px9E+WQL59toauag5bDuazswodJvM3YzD6m9LdVSVbf2qCs8mPWP5br 0x8R1kd7ygqeBDneqfTl1Gx8IHA8RFBvRIDyMEDqtE6qMlIdGek17Vk338/GTy1X J217mxQ6/5DK+blRKR4zgfIz9W+S8zcPh3lESEMMPHGbf6+P0ANCa9yYw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvvddrudelvddguddvkecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfgh necuuegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmd enucfjughrpefhvffufffkjghfggfgtgesthfuredttddtvdenucfhrhhomhepvfhhohhm rghsucfoohhnjhgrlhhonhcuoehthhhomhgrshesmhhonhhjrghlohhnrdhnvghtqeenuc ggtffrrghtthgvrhhnpedugefgvdefudfftdefgeelgffhueekgfffhfeujedtteeutdej ueeiiedvffegheenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrihhlfh hrohhmpehthhhomhgrshesmhhonhhjrghlohhnrdhnvght X-ME-Proxy: Received: by mail.messagingengine.com (Postfix) with ESMTPA; Thu, 14 Apr 2022 04:00:40 -0400 (EDT) From: Thomas Monjalon To: Elena Agostini Cc: dev@dpdk.org Subject: Re: [PATCH] gpu/cuda: add more NVIDIA GPU devices Date: Thu, 14 Apr 2022 10:00:37 +0200 Message-ID: <3062744.fEcJ0Lxnt5@thomas> In-Reply-To: <20220413173848.135080-1-eagostini@nvidia.com> References: <20220413173848.135080-1-eagostini@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org 13/04/2022 19:38, eagostini@nvidia.com: > From: Elena Agostini > > Add more NVIDIA GPU devices to the gpu/cuda driver list > compatible with GPUDirect RDMA. > > Signed-off-by: Elena Agostini > --- > drivers/gpu/cuda/cuda.c | 173 +++++++++++++++++++++++++++++++------ > drivers/gpu/cuda/devices.h | 74 ++++++++++++++++ > 2 files changed, 220 insertions(+), 27 deletions(-) [...] > +#define NVIDIA_GPU_V100_16GB_SXM2_DEVICE_ID (0x1db1) > +#define NVIDIA_GPU_V100_16GB_DGXS_DEVICE_ID (0x1db2) > +#define NVIDIA_GPU_V100_16GB_FHHL_DEVICE_ID (0x1db3) > +#define NVIDIA_GPU_V100_16GB_PCIE_DEVICE_ID (0x1db4) > + > +#define NVIDIA_GPU_V100_32GB_SXM2_DEVICE_ID (0x1db5) > +#define NVIDIA_GPU_V100_32GB_PCIE_DEVICE_ID (0x1db6) > + > + > + Useless blank lines > +#define NVIDIA_GPU_V100_32GB_DGXS_DEVICE_ID (0x1db7) > +#define NVIDIA_GPU_V100_32GB_SXM3_DEVICE_ID (0x1db8) > +#define NVIDIA_GPU_V100_32GB_SXM3_H_DEVICE_ID (0x131d) > + > +#define NVIDIA_GPU_V100_SXM2 (0x1df5) > +#define NVIDIA_GPU_V100S_PCIE (0x1df6) > + > + same here > +#define NVIDIA_GPU_TITAN_V_CEO_ED (0x12eb) > + > +#define NVIDIA_GPU_GV100GL_PG500_216 (0x1df0) > +#define NVIDIA_GPU_GV100GL_PG503_216 (0x1df2) > + > +#define NVIDIA_GPU_TU102_TITAN_RTX (0x1e02) > +#define NVIDIA_GPU_TU102GL_QUADRO_RTX (0x1e78) > + > +#define NVIDIA_GPU_GV100_QUADRO_DEVICE_ID (0x1dba) > +#define NVIDIA_GPU_QUADRO_RTX_4000 (0x1eb1) > +#define NVIDIA_GPU_QUADRO_RTX_5000 (0x1eb0) > +#define NVIDIA_GPU_QUADRO_RTX_6000 (0x13d9) > +#define NVIDIA_GPU_QUADRO_RTX_8000 (0x13d8) > +#define NVIDIA_GPU_QUADRO_RTX_A4000 (0x24b0) > +#define NVIDIA_GPU_QUADRO_RTX_A6000 (0x2230) > +#define NVIDIA_GPU_QUADRO_RTX_A5000 (0x2231) > +#define NVIDIA_GPU_QUADRO_RTX_A4500 (0x2232) > +#define NVIDIA_GPU_QUADRO_RTX_A5500 (0x2233) > +#define NVIDIA_GPU_QUADRO_RTX_A2000 (0x2531) > +#define NVIDIA_GPU_QUADRO_RTX_A2000_12GB (0x2571) > + > +#define NVIDIA_GPU_T4G (0x1eb4) > +#define NVIDIA_GPU_T4 (0x1eb8) > + > +/* Quadro */ Useless comment here. > + > +#endif /* CUDA_DEVICES_H */ Applied with few cosmetic changes.