From: Ferruh Yigit <ferruh.yigit@intel.com>
To: <jerinj@marvell.com>, <dev@dpdk.org>,
Thomas Monjalon <thomas@monjalon.net>,
Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>,
"Ray Kinsella" <mdr@ashroe.eu>
Cc: <ajit.khaparde@broadcom.com>, <aboyer@pensando.io>,
<beilei.xing@intel.com>, <bruce.richardson@intel.com>,
<chas3@att.com>, <chenbo.xia@intel.com>, <ciara.loftus@intel.com>,
<dsinghrawat@marvell.com>, <ed.czeck@atomicrules.com>,
<evgenys@amazon.com>, <grive@u256.net>, <g.singh@nxp.com>,
<zhouguoyang@huawei.com>, <haiyue.wang@intel.com>,
<hkalra@marvell.com>, <heinrich.kuhn@corigine.com>,
<hemant.agrawal@nxp.com>, <hyonkim@cisco.com>,
<igorch@amazon.com>, <irusskikh@marvell.com>,
<jgrajcia@cisco.com>, <jasvinder.singh@intel.com>,
<jianwang@trustnetic.com>, <jiawenwu@trustnetic.com>,
<jingjing.wu@intel.com>, <johndale@cisco.com>,
<john.miller@atomicrules.com>, <linville@tuxdriver.com>,
<keith.wiles@intel.com>, <kirankumark@marvell.com>,
<oulijun@huawei.com>, <lironh@marvell.com>,
<longli@microsoft.com>, <mw@semihalf.com>, <spinler@cesnet.cz>,
<matan@nvidia.com>, <matt.peters@windriver.com>,
<maxime.coquelin@redhat.com>, <mk@semihalf.com>,
<humin29@huawei.com>, <pnalla@marvell.com>,
<ndabilpuram@marvell.com>, <qiming.yang@intel.com>,
<qi.z.zhang@intel.com>, <radhac@marvell.com>,
<rahul.lakkireddy@chelsio.com>, <rmody@marvell.com>,
<rosen.xu@intel.com>, <sachin.saxena@oss.nxp.com>,
<skoteshwar@marvell.com>, <shshaikh@marvell.com>,
<shaibran@amazon.com>, <shepard.siegel@atomicrules.com>,
<asomalap@amd.com>, <somnath.kotur@broadcom.com>,
<sthemmin@microsoft.com>, <steven.webster@windriver.com>,
<skori@marvell.com>, <mtetsuyah@gmail.com>, <vburru@marvell.com>,
<viacheslavo@nvidia.com>, <xiao.w.wang@intel.com>,
<cloud.wangxiaoyun@huawei.com>, <yisen.zhuang@huawei.com>,
<yongwang@vmware.com>, <xuanziyang2@huawei.com>
Subject: Re: [dpdk-dev] [PATCH v4 1/2] ethdev: support queue-based priority flow control
Date: Mon, 7 Feb 2022 17:21:09 +0000 [thread overview]
Message-ID: <51168b54-75c3-4507-3582-25183095d9fd@intel.com> (raw)
In-Reply-To: <20220207135511.3012285-1-jerinj@marvell.com>
On 2/7/2022 1:55 PM, jerinj@marvell.com wrote:
> From: Jerin Jacob <jerinj@marvell.com>
>
> Based on device support and use-case need, there are two different ways
> to enable PFC. The first case is the port level PFC configuration, in
> this case, rte_eth_dev_priority_flow_ctrl_set() API shall be used to
> configure the PFC, and PFC frames will be generated using based on VLAN
> TC value.
>
> The second case is the queue level PFC configuration, in this
> case, Any packet field content can be used to steer the packet to the
> specific queue using rte_flow or RSS and then use
> rte_eth_dev_priority_flow_ctrl_queue_configure() to configure the
> TC mapping on each queue.
> Based on congestion selected on the specific queue, configured TC
> shall be used to generate PFC frames.
>
I put only some syntax comments, can you please check below?
patch lgtm except syntax issues.
> Signed-off-by: Jerin Jacob <jerinj@marvell.com>
> Signed-off-by: Sunil Kumar Kori <skori@marvell.com>
> ---
>
> v4..v3:
>
> - Remove RTE_ETH_PFC_QUEUE_CAPA_* and replace with enum rte_eth_fc_mode mode_capa
> - More documentaion
> - Address the comment from Ferruh in
> http://patches.dpdk.org/project/dpdk/patch/20220131180859.2662034-1-jerinj@marvell.com/
>
> v3..v1:
>
> - Introduce rte_eth_dev_priority_flow_ctrl_queue_info_get() to
> avoid updates to rte_eth_dev_info
>
> - Removed devtools/libabigail.abignore changes
> - Address the comment from Ferruh in
> http://patches.dpdk.org/project/dpdk/patch/20220113102718.3167282-1-jerinj@marvell.com/
>
>
> doc/guides/nics/features.rst | 7 +-
> doc/guides/rel_notes/release_22_03.rst | 5 +
> lib/ethdev/ethdev_driver.h | 11 ++
> lib/ethdev/rte_ethdev.c | 139 +++++++++++++++++++++++++
> lib/ethdev/rte_ethdev.h | 100 ++++++++++++++++++
> lib/ethdev/version.map | 4 +
> 6 files changed, 264 insertions(+), 2 deletions(-)
>
> diff --git a/doc/guides/nics/features.rst b/doc/guides/nics/features.rst
> index 27be2d2576..1cacdc883a 100644
> --- a/doc/guides/nics/features.rst
> +++ b/doc/guides/nics/features.rst
> @@ -379,9 +379,12 @@ Flow control
> Supports configuring link flow control.
>
> * **[implements] eth_dev_ops**: ``flow_ctrl_get``, ``flow_ctrl_set``,
> - ``priority_flow_ctrl_set``.
> + ``priority_flow_ctrl_set``, ``priority_flow_ctrl_queue_info_get``,
> + ``priority_flow_ctrl_queue_configure``
> * **[related] API**: ``rte_eth_dev_flow_ctrl_get()``, ``rte_eth_dev_flow_ctrl_set()``,
> - ``rte_eth_dev_priority_flow_ctrl_set()``.
> + ``rte_eth_dev_priority_flow_ctrl_set()``,
> + ``rte_eth_dev_priority_flow_ctrl_queue_info_get()``,
> + ``rte_eth_dev_priority_flow_ctrl_queue_configure()``.
>
>
> .. _nic_features_rate_limitation:
> diff --git a/doc/guides/rel_notes/release_22_03.rst b/doc/guides/rel_notes/release_22_03.rst
> index 746f50e84f..2ec6f53efe 100644
> --- a/doc/guides/rel_notes/release_22_03.rst
> +++ b/doc/guides/rel_notes/release_22_03.rst
> @@ -55,6 +55,11 @@ New Features
> Also, make sure to start the actual text at the margin.
> =======================================================
>
> +* **Added an API to enable queue based priority flow ctrl(PFC).**
> +
> + New APIs, ``rte_eth_dev_priority_flow_ctrl_queue_info_get()`` and
> + ``rte_eth_dev_priority_flow_ctrl_queue_configure()``, was added.
> +
> * **Updated Cisco enic driver.**
>
> * Added rte_flow support for matching GENEVE packets.
> diff --git a/lib/ethdev/ethdev_driver.h b/lib/ethdev/ethdev_driver.h
> index d95605a355..d4d396468c 100644
> --- a/lib/ethdev/ethdev_driver.h
> +++ b/lib/ethdev/ethdev_driver.h
> @@ -533,6 +533,13 @@ typedef int (*flow_ctrl_set_t)(struct rte_eth_dev *dev,
> typedef int (*priority_flow_ctrl_set_t)(struct rte_eth_dev *dev,
> struct rte_eth_pfc_conf *pfc_conf);
>
> +/** @internal Get info for queue based PFC on an Ethernet device. */
> +typedef int (*priority_flow_ctrl_queue_info_get_t)(struct rte_eth_dev *dev,
> + struct rte_eth_pfc_queue_info *pfc_queue_info);
> +/** @internal Configure queue based PFC parameter on an Ethernet device. */
> +typedef int (*priority_flow_ctrl_queue_config_t)(struct rte_eth_dev *dev,
> + struct rte_eth_pfc_queue_conf *pfc_queue_conf);
> +
> /** @internal Update RSS redirection table on an Ethernet device. */
> typedef int (*reta_update_t)(struct rte_eth_dev *dev,
> struct rte_eth_rss_reta_entry64 *reta_conf,
> @@ -1080,6 +1087,10 @@ struct eth_dev_ops {
> flow_ctrl_set_t flow_ctrl_set; /**< Setup flow control */
> /** Setup priority flow control */
> priority_flow_ctrl_set_t priority_flow_ctrl_set;
> + /** Priority flow control queue info get */
> + priority_flow_ctrl_queue_info_get_t priority_flow_ctrl_queue_info_get;
> + /** Priority flow control queue configure */
> + priority_flow_ctrl_queue_config_t priority_flow_ctrl_queue_config;
>
> /** Set Unicast Table Array */
> eth_uc_hash_table_set_t uc_hash_table_set;
> diff --git a/lib/ethdev/rte_ethdev.c b/lib/ethdev/rte_ethdev.c
> index 29e21ad580..882f231e42 100644
> --- a/lib/ethdev/rte_ethdev.c
> +++ b/lib/ethdev/rte_ethdev.c
> @@ -4022,6 +4022,145 @@ rte_eth_dev_priority_flow_ctrl_set(uint16_t port_id,
> return -ENOTSUP;
> }
>
> +static int
> +validate_rx_pause_config(struct rte_eth_dev_info *dev_info, uint8_t tc_max,
> + struct rte_eth_pfc_queue_conf *pfc_queue_conf)
Instead of alligning to the '(', can you just put two tabs?
> +{
> + if ((pfc_queue_conf->mode == RTE_ETH_FC_RX_PAUSE) ||
> + (pfc_queue_conf->mode == RTE_ETH_FC_FULL)) {
> + if (pfc_queue_conf->rx_pause.tx_qid >= dev_info->nb_tx_queues) {
> + RTE_ETHDEV_LOG(ERR, "PFC Tx queue not in range for Rx pause requested:%d configured:%d\n",
> + pfc_queue_conf->rx_pause.tx_qid,
Same here, no need to allign to upper line.
Also can you please break the line after 'ERR,' to reduce the line length:
RTE_ETHDEV_LOG(ERR,
"PFC Tx queue not in range for Rx pause requested:%d configured:%d\n",
....
> + dev_info->nb_tx_queues);
> + return -EINVAL;
> + }
> +
> + if (pfc_queue_conf->rx_pause.tc >= tc_max) {
> + RTE_ETHDEV_LOG(ERR, "PFC TC not in range for Rx pause requested:%d max:%d\n",
> + pfc_queue_conf->rx_pause.tc, tc_max);
same here
> + return -EINVAL;
> + }
> + }
> +
> + return 0;
> +}
> +
> +static int
> +validate_tx_pause_config(struct rte_eth_dev_info *dev_info, uint8_t tc_max,
> + struct rte_eth_pfc_queue_conf *pfc_queue_conf)
ditto
> +{
> + if ((pfc_queue_conf->mode == RTE_ETH_FC_TX_PAUSE) ||
> + (pfc_queue_conf->mode == RTE_ETH_FC_FULL)) {
> + if (pfc_queue_conf->tx_pause.rx_qid >= dev_info->nb_rx_queues) {
> + RTE_ETHDEV_LOG(ERR, "PFC Rx queue not in range for Tx pause requested:%d configured:%d\n",
> + pfc_queue_conf->tx_pause.rx_qid,
> + dev_info->nb_rx_queues);
ditto
> + return -EINVAL;
> + }
> +
> + if (pfc_queue_conf->tx_pause.tc >= tc_max) {
> + RTE_ETHDEV_LOG(ERR, "PFC TC not in range for Tx pause requested:%d max:%d\n",
> + pfc_queue_conf->tx_pause.tc, tc_max);
ditto
> + return -EINVAL;
> + }
> + }
> +
> + return 0;
> +}
> +
> +int
> +rte_eth_dev_priority_flow_ctrl_queue_info_get(
Please don't end the line with '(', can you move the 'uint16_t port_id' to this line?
> + uint16_t port_id, struct rte_eth_pfc_queue_info *pfc_queue_info)
> +{
> + struct rte_eth_dev *dev;
> +
> + RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
> + dev = &rte_eth_devices[port_id];
> +
> + if (pfc_queue_info == NULL) {
> + RTE_ETHDEV_LOG(ERR, "PFC info param is NULL for port (%u)\n",
> + port_id);
no align
> + return -EINVAL;
> + }
> +
> + if (*dev->dev_ops->priority_flow_ctrl_queue_info_get)
> + return eth_err(port_id, (*dev->dev_ops->priority_flow_ctrl_queue_info_get)
> + (dev, pfc_queue_info));
ditto
> + return -ENOTSUP;
> +}
> +
> +int
> +rte_eth_dev_priority_flow_ctrl_queue_configure(
no line ending with '(' please
> + uint16_t port_id, struct rte_eth_pfc_queue_conf *pfc_queue_conf)
> +{
> + struct rte_eth_pfc_queue_info pfc_info;
> + struct rte_eth_dev_info dev_info;
> + struct rte_eth_dev *dev;
> + int ret;
> +
> + RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);
> + dev = &rte_eth_devices[port_id];
> +
> + if (pfc_queue_conf == NULL) {
> + RTE_ETHDEV_LOG(ERR, "PFC parameters are NULL for port (%u)\n",
> + port_id);
no align
> + return -EINVAL;
> + }
> +
> + ret = rte_eth_dev_info_get(port_id, &dev_info);
> + if (ret != 0)
> + return ret;
> +
> + ret = rte_eth_dev_priority_flow_ctrl_queue_info_get(port_id, &pfc_info);
> + if (ret != 0)
> + return ret;
> +
> + if (pfc_info.tc_max == 0) {
> + RTE_ETHDEV_LOG(ERR, "Ethdev port %u does not support PFC TC values\n",
> + port_id);
ditto
> + return -ENOTSUP;
> + }
> +
> + /* Check requested mode supported or not */
> + if (pfc_info.mode_capa == RTE_ETH_FC_RX_PAUSE &&
> + pfc_queue_conf->mode == RTE_ETH_FC_TX_PAUSE) {
> + RTE_ETHDEV_LOG(ERR, "PFC Tx pause unsupported for port (%d)\n",
> + port_id);
ditto
> + return -EINVAL;
> + }
> +
> + if (pfc_info.mode_capa == RTE_ETH_FC_TX_PAUSE &&
> + pfc_queue_conf->mode == RTE_ETH_FC_RX_PAUSE) {
> + RTE_ETHDEV_LOG(ERR, "PFC Rx pause unsupported for port (%d)\n",
> + port_id);
ditto
> + return -EINVAL;
> + }
> +
> + /* Validate Rx pause parameters */
> + if (pfc_info.mode_capa == RTE_ETH_FC_FULL ||
> + pfc_info.mode_capa == RTE_ETH_FC_RX_PAUSE) {
> + ret = validate_rx_pause_config(&dev_info, pfc_info.tc_max,
> + pfc_queue_conf);
ditto
> + if (ret != 0)
> + return ret;
> + }
> +
> + /* Validate Tx pause parameters */
> + if (pfc_info.mode_capa == RTE_ETH_FC_FULL ||
> + pfc_info.mode_capa == RTE_ETH_FC_TX_PAUSE) {
> + ret = validate_tx_pause_config(&dev_info, pfc_info.tc_max,
> + pfc_queue_conf);
ditto
> + if (ret != 0)
> + return ret;
> + }
> +
> + if (*dev->dev_ops->priority_flow_ctrl_queue_config)
> + return eth_err(port_id,
> + (*dev->dev_ops->priority_flow_ctrl_queue_config)(
ditto
> + dev, pfc_queue_conf));
> + return -ENOTSUP;
> +}
> +
> static int
> eth_check_reta_mask(struct rte_eth_rss_reta_entry64 *reta_conf,
> uint16_t reta_size)
> diff --git a/lib/ethdev/rte_ethdev.h b/lib/ethdev/rte_ethdev.h
> index 147cc1ced3..c526c8fc0a 100644
> --- a/lib/ethdev/rte_ethdev.h
> +++ b/lib/ethdev/rte_ethdev.h
> @@ -1408,6 +1408,59 @@ struct rte_eth_pfc_conf {
> uint8_t priority; /**< VLAN User Priority. */
> };
>
> +/**
> + * @warning
> + * @b EXPERIMENTAL: this API may change, or be removed, without prior notice
> + *
> + * A structure used to retrieve information of queue based PFC.
> + */
> +struct rte_eth_pfc_queue_info {
> + /**
> + * Maximum supported traffic class as per PFC (802.1Qbb) specification.
> + */
> + uint8_t tc_max;
> + /** PFC queue mode capabilities. */
> + enum rte_eth_fc_mode mode_capa;
> +};
> +
> +/**
> + * @warning
> + * @b EXPERIMENTAL: this API may change, or be removed, without prior notice
> + *
> + * A structure used to configure Ethernet priority flow control parameter for
> + * ethdev queues.
> + *
> + * rte_eth_pfc_queue_conf::rx_pause structure shall used to configure given
> + * tx_qid with corresponding tc. When ethdev device receives PFC frame with
> + * rte_eth_pfc_queue_conf::rx_pause::tc, traffic will be paused on
> + * rte_eth_pfc_queue_conf::rx_pause::tx_qid for that tc.
> + *
> + * rte_eth_pfc_queue_conf::tx_pause structure shall used to configure given
> + * rx_qid. When rx_qid is congested, PFC frames are generated with
> + * rte_eth_pfc_queue_conf::rx_pause::tc and
> + * rte_eth_pfc_queue_conf::rx_pause::pause_time to the peer.
> + */
> +struct rte_eth_pfc_queue_conf {
> + enum rte_eth_fc_mode mode; /**< Link flow control mode */
> +
> + struct {
> + uint16_t tx_qid; /**< Tx queue ID */
> + uint8_t tc;
> + /**< Traffic class as per PFC (802.1Qbb) spec. The value must be
> + * in the range [0, rte_eth_pfc_queue_info::tx_max - 1]
> + */
Can you please move multi line doxygen comments above the variable?
> + } rx_pause; /* Valid when (mode == FC_RX_PAUSE || mode == FC_FULL) */
> +
> + struct {
> + uint16_t pause_time; /**< Pause quota in the Pause frame */
> + uint16_t rx_qid; /**< Rx queue ID */
> + uint8_t tc;
> + /**< Traffic class as per PFC (802.1Qbb) spec. The value must be
> + * in the range [0, rte_eth_pfc_queue_info::tx_max - 1]
> + */
ditto
> + } tx_pause; /* Valid when (mode == FC_TX_PAUSE || mode == FC_FULL) */
> +};
> +
> /**
> * Tunnel type for device-specific classifier configuration.
> * @see rte_eth_udp_tunnel
> @@ -4158,6 +4211,53 @@ int rte_eth_dev_priority_flow_ctrl_set(uint16_t port_id,
> int rte_eth_dev_mac_addr_add(uint16_t port_id, struct rte_ether_addr *mac_addr,
> uint32_t pool);
>
> +/**
> + * @warning
> + * @b EXPERIMENTAL: this API may change without prior notice.
> + *
> + * Retrieve the information for queue based PFC.
> + *
> + * @param port_id
> + * The port identifier of the Ethernet device.
> + * @param pfc_queue_info
> + * A pointer to a structure of type *rte_eth_pfc_queue_info* to be filled with
> + * the information about queue based PFC.
> + * @return
> + * - (0) if successful.
> + * - (-ENOTSUP) if support for priority_flow_ctrl_queue_info_get does not exist.
> + * - (-ENODEV) if *port_id* invalid.
> + * - (-EINVAL) if bad parameter.
> + */
> +__rte_experimental
> +int rte_eth_dev_priority_flow_ctrl_queue_info_get(uint16_t port_id,
> + struct rte_eth_pfc_queue_info *pfc_queue_info);
2/3 tabs is OK for the next line
Can you please put an empty line between functions?
> +/**
> + * @warning
> + * @b EXPERIMENTAL: this API may change without prior notice.
> + *
> + * Configure the queue based priority flow control for a given queue
> + * for Ethernet device.
> + *
> + * @note When an ethdev port switches to queue based PFC mode, the
> + * unconfigured queues shall be configured by the driver with
> + * default values such as lower priority value for TC etc.
> + *
> + * @param port_id
> + * The port identifier of the Ethernet device.
> + * @param pfc_queue_conf
> + * The pointer to the structure of the priority flow control parameters
> + * for the queue.
> + * @return
> + * - (0) if successful.
> + * - (-ENOTSUP) if hardware doesn't support queue based PFC mode.
> + * - (-ENODEV) if *port_id* invalid.
> + * - (-EINVAL) if bad parameter
> + * - (-EIO) if flow control setup queue failure
> + */
> +__rte_experimental
> +int rte_eth_dev_priority_flow_ctrl_queue_configure(uint16_t port_id,
> + struct rte_eth_pfc_queue_conf *pfc_queue_conf);
> +
ditto
> /**
> * Remove a MAC address from the internal array of addresses.
> *
> diff --git a/lib/ethdev/version.map b/lib/ethdev/version.map
> index c2fb0669a4..49523ebc45 100644
> --- a/lib/ethdev/version.map
> +++ b/lib/ethdev/version.map
> @@ -256,6 +256,10 @@ EXPERIMENTAL {
> rte_flow_flex_item_create;
> rte_flow_flex_item_release;
> rte_flow_pick_transfer_proxy;
> +
> + # added in 22.03
> + rte_eth_dev_priority_flow_ctrl_queue_configure;
> + rte_eth_dev_priority_flow_ctrl_queue_info_get;
> };
>
> INTERNAL {
next prev parent reply other threads:[~2022-02-07 17:21 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-04 17:24 [dpdk-dev] [PATCH] " jerinj
2021-12-04 17:38 ` Stephen Hemminger
2021-12-05 7:03 ` Jerin Jacob
2021-12-05 18:00 ` Stephen Hemminger
2021-12-06 9:57 ` Jerin Jacob
2022-01-09 10:54 ` [PATCH v1 1/2] " skori
2022-01-09 10:54 ` [PATCH v1 2/2] app/testpmd: add queue based pfc CLI options skori
2022-01-09 10:58 ` [PATCH v1 1/2] ethdev: support queue-based priority flow control skori
2022-01-09 10:58 ` [PATCH v1 2/2] app/testpmd: add queue based pfc CLI options skori
2022-01-09 11:16 ` [PATCH v1 1/2] ethdev: support queue-based priority flow control Sunil Kumar Kori
2022-01-13 10:27 ` [dpdk-dev] [PATCH v2 " jerinj
2022-01-13 10:27 ` [dpdk-dev] [PATCH v2 2/2] app/testpmd: add queue based pfc CLI options jerinj
2022-01-25 17:36 ` Ferruh Yigit
2022-01-27 7:13 ` [EXT] " Sunil Kumar Kori
2022-01-27 10:40 ` Ferruh Yigit
2022-01-27 16:56 ` Ajit Khaparde
2022-01-31 13:03 ` Sunil Kumar Kori
2022-01-25 17:34 ` [dpdk-dev] [PATCH v2 1/2] ethdev: support queue-based priority flow control Ferruh Yigit
2022-01-25 18:52 ` Jerin Jacob
2022-01-31 18:08 ` [dpdk-dev] [PATCH v3 " jerinj
2022-01-31 18:08 ` [dpdk-dev] [PATCH v3 2/2] app/testpmd: add queue based pfc CLI options jerinj
2022-02-03 16:06 ` Ferruh Yigit
2022-02-03 17:19 ` [EXT] " Sunil Kumar Kori
2022-02-03 16:00 ` [dpdk-dev] [PATCH v3 1/2] ethdev: support queue-based priority flow control Ferruh Yigit
2022-02-07 7:23 ` Jerin Jacob
2022-02-07 13:55 ` [dpdk-dev] [PATCH v4 " jerinj
2022-02-07 13:55 ` [dpdk-dev] [PATCH v4 2/2] app/testpmd: add queue based pfc CLI options jerinj
2022-02-07 17:21 ` Ferruh Yigit
2022-02-07 17:27 ` Ajit Khaparde
2022-02-07 17:21 ` Ferruh Yigit [this message]
2022-02-08 6:05 ` [dpdk-dev] [PATCH v4 1/2] ethdev: support queue-based priority flow control Ajit Khaparde
2022-02-08 8:50 ` [dpdk-dev] [PATCH v5 " jerinj
2022-02-08 8:50 ` [dpdk-dev] [PATCH v5 2/2] app/testpmd: add queue based pfc CLI options jerinj
2022-02-08 13:07 ` [dpdk-dev] [PATCH v5 1/2] ethdev: support queue-based priority flow control Ferruh Yigit
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=51168b54-75c3-4507-3582-25183095d9fd@intel.com \
--to=ferruh.yigit@intel.com \
--cc=aboyer@pensando.io \
--cc=ajit.khaparde@broadcom.com \
--cc=andrew.rybchenko@oktetlabs.ru \
--cc=asomalap@amd.com \
--cc=beilei.xing@intel.com \
--cc=bruce.richardson@intel.com \
--cc=chas3@att.com \
--cc=chenbo.xia@intel.com \
--cc=ciara.loftus@intel.com \
--cc=cloud.wangxiaoyun@huawei.com \
--cc=dev@dpdk.org \
--cc=dsinghrawat@marvell.com \
--cc=ed.czeck@atomicrules.com \
--cc=evgenys@amazon.com \
--cc=g.singh@nxp.com \
--cc=grive@u256.net \
--cc=haiyue.wang@intel.com \
--cc=heinrich.kuhn@corigine.com \
--cc=hemant.agrawal@nxp.com \
--cc=hkalra@marvell.com \
--cc=humin29@huawei.com \
--cc=hyonkim@cisco.com \
--cc=igorch@amazon.com \
--cc=irusskikh@marvell.com \
--cc=jasvinder.singh@intel.com \
--cc=jerinj@marvell.com \
--cc=jgrajcia@cisco.com \
--cc=jianwang@trustnetic.com \
--cc=jiawenwu@trustnetic.com \
--cc=jingjing.wu@intel.com \
--cc=john.miller@atomicrules.com \
--cc=johndale@cisco.com \
--cc=keith.wiles@intel.com \
--cc=kirankumark@marvell.com \
--cc=linville@tuxdriver.com \
--cc=lironh@marvell.com \
--cc=longli@microsoft.com \
--cc=matan@nvidia.com \
--cc=matt.peters@windriver.com \
--cc=maxime.coquelin@redhat.com \
--cc=mdr@ashroe.eu \
--cc=mk@semihalf.com \
--cc=mtetsuyah@gmail.com \
--cc=mw@semihalf.com \
--cc=ndabilpuram@marvell.com \
--cc=oulijun@huawei.com \
--cc=pnalla@marvell.com \
--cc=qi.z.zhang@intel.com \
--cc=qiming.yang@intel.com \
--cc=radhac@marvell.com \
--cc=rahul.lakkireddy@chelsio.com \
--cc=rmody@marvell.com \
--cc=rosen.xu@intel.com \
--cc=sachin.saxena@oss.nxp.com \
--cc=shaibran@amazon.com \
--cc=shepard.siegel@atomicrules.com \
--cc=shshaikh@marvell.com \
--cc=skori@marvell.com \
--cc=skoteshwar@marvell.com \
--cc=somnath.kotur@broadcom.com \
--cc=spinler@cesnet.cz \
--cc=steven.webster@windriver.com \
--cc=sthemmin@microsoft.com \
--cc=thomas@monjalon.net \
--cc=vburru@marvell.com \
--cc=viacheslavo@nvidia.com \
--cc=xiao.w.wang@intel.com \
--cc=xuanziyang2@huawei.com \
--cc=yisen.zhuang@huawei.com \
--cc=yongwang@vmware.com \
--cc=zhouguoyang@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).