From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
by inbox.dpdk.org (Postfix) with ESMTP id 80C49A04BC;
Fri, 9 Oct 2020 18:02:35 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
by dpdk.org (Postfix) with ESMTP id 6945B1D6E5;
Fri, 9 Oct 2020 18:02:34 +0200 (CEST)
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
by dpdk.org (Postfix) with ESMTP id 1C6901D6E4
for <dev@dpdk.org>; Fri, 9 Oct 2020 18:02:31 +0200 (CEST)
IronPort-SDR: kCs+odQxRa6+JTLVRYik3D71BKSaa0JA1sOVkedhnMrFLTXct9p0JBJUvRbiJmgYU5UcKlXleV
cAt6SUdA3OAQ==
X-IronPort-AV: E=McAfee;i="6000,8403,9769"; a="250197254"
X-IronPort-AV: E=Sophos;i="5.77,355,1596524400"; d="scan'208";a="250197254"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from orsmga005.jf.intel.com ([10.7.209.41])
by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
09 Oct 2020 09:02:29 -0700
IronPort-SDR: jKod50cnRcIflFf40fYr0qz61D3fzOnhdbXEd+S3jMCXpAyocqDEPyRSR42e8cwTV6hV58B+AA
piVQXpNHAMAA==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.77,355,1596524400"; d="scan'208";a="528981757"
Received: from silpixa00399498.ir.intel.com (HELO
silpixa00399498.ger.corp.intel.com) ([10.237.222.52])
by orsmga005.jf.intel.com with ESMTP; 09 Oct 2020 09:02:26 -0700
From: Anatoly Burakov <anatoly.burakov@intel.com>
To: dev@dpdk.org
Cc: Liang Ma <liang.j.ma@intel.com>,
Bruce Richardson <bruce.richardson@intel.com>,
Konstantin Ananyev <konstantin.ananyev@intel.com>, david.hunt@intel.com,
jerinjacobk@gmail.com, thomas@monjalon.net, timothy.mcdaniel@intel.com,
gage.eads@intel.com, chris.macnamara@intel.com
Date: Fri, 9 Oct 2020 17:02:18 +0100
Message-Id: <532f45c5d79b4c30a919553d322bb66e91534466.1602258833.git.anatoly.burakov@intel.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <1601647919-25312-1-git-send-email-liang.j.ma@intel.com>
References: <1601647919-25312-1-git-send-email-liang.j.ma@intel.com>
Subject: [dpdk-dev] [PATCH v5 01/10] eal: add new x86 cpuid support for
WAITPKG
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
From: Liang Ma <liang.j.ma@intel.com>
Add new x86 cpuid support for WAITPKG.
This flag indicate processor support umwait/umonitor/tpause
instruction.
Signed-off-by: Liang Ma <liang.j.ma@intel.com>
Signed-off-by: Anatoly Burakov <anatoly.burakov@intel.com>
Acked-by: Konstantin Ananyev <konstantin.ananyev@intel.com>
---
lib/librte_eal/x86/include/rte_cpuflags.h | 2 ++
lib/librte_eal/x86/rte_cpuflags.c | 2 ++
2 files changed, 4 insertions(+)
diff --git a/lib/librte_eal/x86/include/rte_cpuflags.h b/lib/librte_eal/x86/include/rte_cpuflags.h
index c1d20364d1..5041a830a7 100644
--- a/lib/librte_eal/x86/include/rte_cpuflags.h
+++ b/lib/librte_eal/x86/include/rte_cpuflags.h
@@ -132,6 +132,8 @@ enum rte_cpu_flag_t {
RTE_CPUFLAG_MOVDIR64B, /**< Direct Store Instructions 64B */
RTE_CPUFLAG_AVX512VP2INTERSECT, /**< AVX512 Two Register Intersection */
+ /**< UMWAIT/TPAUSE Instructions */
+ RTE_CPUFLAG_WAITPKG, /**< UMINITOR/UMWAIT/TPAUSE */
/* The last item */
RTE_CPUFLAG_NUMFLAGS, /**< This should always be the last! */
};
diff --git a/lib/librte_eal/x86/rte_cpuflags.c b/lib/librte_eal/x86/rte_cpuflags.c
index 30439e7951..0325c4b93b 100644
--- a/lib/librte_eal/x86/rte_cpuflags.c
+++ b/lib/librte_eal/x86/rte_cpuflags.c
@@ -110,6 +110,8 @@ const struct feature_entry rte_cpu_feature_table[] = {
FEAT_DEF(AVX512F, 0x00000007, 0, RTE_REG_EBX, 16)
FEAT_DEF(RDSEED, 0x00000007, 0, RTE_REG_EBX, 18)
+ FEAT_DEF(WAITPKG, 0x00000007, 0, RTE_REG_ECX, 5)
+
FEAT_DEF(LAHF_SAHF, 0x80000001, 0, RTE_REG_ECX, 0)
FEAT_DEF(LZCNT, 0x80000001, 0, RTE_REG_ECX, 4)
--
2.17.1