From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-pa0-f42.google.com (mail-pa0-f42.google.com [209.85.220.42]) by dpdk.org (Postfix) with ESMTP id 0C8D37DFC for ; Thu, 30 Oct 2014 08:25:36 +0100 (CET) Received: by mail-pa0-f42.google.com with SMTP id bj1so4944023pad.1 for ; Thu, 30 Oct 2014 00:34:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=message-id:date:from:user-agent:mime-version:to:subject :content-type:content-transfer-encoding; bh=DU4ekuZR8pTYnQAiMxDAbLQ6hlMCX4XGj4tJ5iQVKMQ=; b=wxT+baf+F4qEqT1S6DLuU8+PdocrJypQaQ/7/c/WZBzL0PDSLqQ3XzbM6VW3EOqaXB sTdmlz5JizQ8BvIbqgstkQiqbFf1dIiMBtTAdprKqZE3TtvJSLJTBj15K0vzGmZYLluN pSMcO5EoOHAoF3bqPi+qnIpu3MRBuOhRcPs5NXGy6C5lYckaADBt+ejwiYFPVeiJLb2r dyOJCcXyQfLHl8/ugUIZMcsiLFeE8EeS5UYGf44+h68u4Y1WjhA1p/h6+GKREi2mS/Wl y1yWHT1CJ4MT2RcECtQkf9tAyqDKfMwy4q5dq6INLDOoNZMDILbXcBLQTZdq9YAdNT/X moLA== X-Received: by 10.68.65.74 with SMTP id v10mr15508622pbs.96.1414654471238; Thu, 30 Oct 2014 00:34:31 -0700 (PDT) Received: from [192.168.10.58] ([122.49.119.83]) by mx.google.com with ESMTPSA id nz2sm5128118pbb.29.2014.10.30.00.34.29 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 30 Oct 2014 00:34:30 -0700 (PDT) Message-ID: <5451E980.2060707@gmail.com> Date: Thu, 30 Oct 2014 16:32:16 +0900 From: Gyumin User-Agent: Mozilla/5.0 (Windows NT 6.3; WOW64; rv:31.0) Gecko/20100101 Thunderbird/31.2.0 MIME-Version: 1.0 To: dev@dpdk.org Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Subject: [dpdk-dev] Relationship between H/W ring and S/W ring X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches and discussions about DPDK List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 30 Oct 2014 07:25:37 -0000 Hi I`m reading the ixgbe code especially about H/W ring and S/W ring. Is the relationship between H/W ring and S/W ring one-to-one mapping? As far as I know, H/W ring size is determined in the code(hard coded) while S/W ring size is determined in port configuration time. In the ixgbe_rx_alloc_bufs function, H/W ring header address and packet address indicate the DMA address of S/W ring's mbuf. I understand it means that the relationship between the H/W ring and S/W ring is one-to-one mapping. For example, if the size of H/W ring is greater than the size of S/W ring then some portion of H/W ring is unused. Is it correct? Thanks