* [dpdk-dev] Intel 82599 tx_conf setting
@ 2014-11-05 0:43 Gyumin
0 siblings, 0 replies; only message in thread
From: Gyumin @ 2014-11-05 0:43 UTC (permalink / raw)
To: dev
Hi
I've read the Intel 82599 official manual and I found that optimal
PTHRESH is the tx descriptor buffer size - N (N is CPU cache line
divided by 16).
1. I guess the size of the tx descriptor buffer is 128. Isn't it right?
Where is the size of the tx descriptor buffer in the official manual?
2. What it means that the TX_PTHRESH=36 in the testpmd.c?
If the size of tx descriptor buffer is 128 then optimal thresholds
to minimize latency are pthresh=4(cache line / 16), hthresh=0 and
wthresh=0. Is there something I missed?
Thanks.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2014-11-05 0:36 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-11-05 0:43 [dpdk-dev] Intel 82599 tx_conf setting Gyumin
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).