From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50072.outbound.protection.outlook.com [40.107.5.72]) by dpdk.org (Postfix) with ESMTP id D34CC1BB76 for ; Mon, 2 Jul 2018 22:59:58 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NG/LiO4w9ZAnFzm8mPUE7RQY+Bo2UcUkRPtZeTtYP30=; b=k/0oP5S30/o7+nt/XrFVv2cspB8CC9xn1erpMJ1G8RlmGZ9YT1SoWztWLsWLfEqQBvGr2pXwP+13qBSR/iq70Wsyjo63nmjl0IpmBUGy7NNNGgjzom0MMfVu6Uk69jGDJwkRRsW8mk1On0tJodRKyxrCI4Z2J6szkVXLtH3mMU4= Received: from VI1PR0501MB2045.eurprd05.prod.outlook.com (10.167.195.147) by VI1PR0501MB2272.eurprd05.prod.outlook.com (10.169.135.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.906.24; Mon, 2 Jul 2018 20:59:56 +0000 Received: from VI1PR0501MB2045.eurprd05.prod.outlook.com ([fe80::89c3:2b8e:5cea:4a0b]) by VI1PR0501MB2045.eurprd05.prod.outlook.com ([fe80::89c3:2b8e:5cea:4a0b%6]) with mapi id 15.20.0906.026; Mon, 2 Jul 2018 20:59:56 +0000 From: Yongseok Koh To: Mordechay Haimovsky CC: Shahaf Shuler , Adrien Mazarguil , "dev@dpdk.org" Thread-Topic: [dpdk-dev] [PATCH v2] net/mlx5: add support for 32bit systems Thread-Index: AQHUEfWMi1ujhlaGMk2tPJL6YxZusaR8a1aA Date: Mon, 2 Jul 2018 20:59:56 +0000 Message-ID: <5AC8C229-F593-479F-BA0E-4BFD7A9C3060@mellanox.com> References: <1530169969-6708-1-git-send-email-motih@mellanox.com> <1530529900-27859-1-git-send-email-motih@mellanox.com> In-Reply-To: <1530529900-27859-1-git-send-email-motih@mellanox.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=yskoh@mellanox.com; x-originating-ip: [209.116.155.178] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; VI1PR0501MB2272; 7:jBZXyPesAKx3eDOYfZQRS5Xneo89fvrHr4oHCBx3rS20f2fncb8apKUxE1itXr2FfhVB82T0pXU2MDt38A8titCQQkg9XZKP+dqEaO43gyMMC+EUqmYrI7Ln1MOVHoCrOAKBoFBx8oBaSksfeSieaAQJfwVYASKdW3GLAYKLhvl6nDCVq2SFG+iPUEMcYS4XKNKZFGEqm9cQursrk8cmYcWYqfAqj+/H09p81kR2DmXkeomc6bKcinscvUSE/M1y x-ms-exchange-antispam-srfa-diagnostics: SOS; x-ms-office365-filtering-correlation-id: 58708446-6d28-4cbf-703f-08d5e05ec440 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989117)(5600053)(711020)(48565401081)(2017052603328)(7153060)(7193020); SRVR:VI1PR0501MB2272; x-ms-traffictypediagnostic: VI1PR0501MB2272: x-ld-processed: a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtAddr x-microsoft-antispam-prvs: x-exchange-antispam-report-test: UriScan:; x-ms-exchange-senderadcheck: 1 x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3231254)(944501410)(52105095)(93006095)(93001095)(3002001)(10201501046)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123564045)(20161123562045)(20161123558120)(6072148)(201708071742011)(7699016); SRVR:VI1PR0501MB2272; BCL:0; PCL:0; RULEID:; SRVR:VI1PR0501MB2272; x-forefront-prvs: 07215D0470 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(366004)(136003)(396003)(346002)(376002)(39860400002)(189003)(199004)(68736007)(36756003)(54906003)(83716003)(6116002)(3846002)(66066001)(99286004)(5250100002)(316002)(2900100001)(6636002)(76176011)(37006003)(33656002)(14444005)(26005)(102836004)(256004)(6486002)(2616005)(229853002)(53546011)(82746002)(7736002)(106356001)(5660300001)(105586002)(6512007)(476003)(11346002)(8676002)(8936002)(86362001)(81166006)(81156014)(25786009)(2906002)(4326008)(14454004)(53936002)(97736004)(446003)(305945005)(478600001)(6506007)(6862004)(6436002)(486006)(6246003); DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR0501MB2272; H:VI1PR0501MB2045.eurprd05.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; received-spf: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) x-microsoft-antispam-message-info: 5hD6a5BPFPmXQz6E4smZCXTPuei6TAwjiTWUqCvJ8fPoyihjmsxmApi8KvmN8MSjLR600SdwHwiV0ynDVNBk7l9dkxu0GhxU/7rhji6gUKbrkiMRhbknssy6wIHk9gJDuRZ7W2+vcBKIBUqFJMbIRxwThDiA8QwioifZ13mpcxoQoQRGWgoUKnFRDF+6AmEScyQhyQ7MyV1liqnxIREz6X6C2SnIlqgaGHm3FmzG5zNtSb8V4zZq8glVDwXz4RkH+esAOAStAeIhsxP1e+d/P5L6mzvVzLsdT1SJXlLjN0VHLIa1txolkAS1pkjACTQWJAJowZfw+t/xnA9Pfb/zaA+tjmATtgLGxrItbCoU9OM= spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM Content-Type: text/plain; charset="us-ascii" Content-ID: <5840DD39114F2F4193F268FB8705182F@eurprd05.prod.outlook.com> Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-Network-Message-Id: 58708446-6d28-4cbf-703f-08d5e05ec440 X-MS-Exchange-CrossTenant-originalarrivaltime: 02 Jul 2018 20:59:56.6587 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a652971c-7d2e-4d9b-a6a4-d149256f461b X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0501MB2272 Subject: Re: [dpdk-dev] [PATCH v2] net/mlx5: add support for 32bit systems X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 02 Jul 2018 20:59:59 -0000 > On Jul 2, 2018, at 4:11 AM, Moti Haimovsky wrote: >=20 > This patch adds support for building and running mlx5 PMD on > 32bit systems such as i686. >=20 > The main issue to tackle was handling the 32bit access to the UAR > as quoted from the mlx5 PRM: > QP and CQ DoorBells require 64-bit writes. For best performance, it > is recommended to execute the QP/CQ DoorBell as a single 64-bit write > operation. For platforms that do not support 64 bit writes, it is > possible to issue the 64 bits DoorBells through two consecutive writes, > each write 32 bits, as described below: > * The order of writing each of the Dwords is from lower to upper > addresses. > * No other DoorBell can be rung (or even start ringing) in the midst of > an on-going write of a DoorBell over a given UAR page. > The last rule implies that in a multi-threaded environment, the access > to a UAR page (which can be accessible by all threads in the process) > must be synchronized (for example, using a semaphore) unless an atomic > write of 64 bits in a single bus operation is guaranteed. Such a > synchronization is not required for when ringing DoorBells on different > UAR pages. >=20 > Signed-off-by: Moti Haimovsky > --- Acked-by: Yongseok Koh =20 Thanks