From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E1EEBA0543; Wed, 24 Aug 2022 17:33:47 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 8D48140DDE; Wed, 24 Aug 2022 17:33:47 +0200 (CEST) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2076.outbound.protection.outlook.com [40.107.220.76]) by mails.dpdk.org (Postfix) with ESMTP id 25F594067B for ; Wed, 24 Aug 2022 17:33:46 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jgoVt6ZPClMqbcKirY20Rq2BJ81LEZrg6ksbvKxtnzFB/LkgCR8Wefk8OU+pQexqfrqzbKNYl5VqN7G+JP+kBblutX/wcw+/kf9NBi9nfGXOIwY3mt0zty8mhlg2e5RIfeChpzv1nJlLYPWWasURm6prK5hWUhqvm+MqSyNI9OgE0G2/AZnB/uDlIl83n+XSPIXFJb7PcPHo0foVS/4ZgRUTO9ioAoK0FWgIj/6g0GJRErwDWAXw2/EoJ3BTLWssUrB9htKWwBNQDj6kOyngjOqSsQ6BHHcU0Epn+SV//d3BEZWkvKeqhzNhfkbcCsj1X1u7ULhuR27pVJR1u2sgBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uiz3qqqPbRvNZiMU6392Z9ApiwMzQx0Wun1ofibG/fQ=; b=b9jMMaBTkxOoBjxJASkt+0ZRJtQKW4q9/L84/q8WJSC8jepDKOM8faCFMklNgruH/koyxMW3F9UvEKwW3agU5FXm093N5lSixllAhKSuMhsu3zvjgItSdZLFr1WIlFZkU9/HcaS69aO/aU70eOvp1dd+u2Xsn6M59YK0+ZkFFNvsLit8RXSFiU7i+SmPZ0xZlJoJz1Rd7oxhmWatYmlccswsIup+xhDByZ/tHNc/uVFjBGHZxqE+K4KGBQIOX3/q97G4NSmfIwy6jaMJme0qYaEBhH6M4+OUwch7IrkoL0780rFKqbP+wBUYN0ai72pIX0bGksV1UCLtZ/owWKojfw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.80.198) smtp.rcpttodomain=intel.com smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uiz3qqqPbRvNZiMU6392Z9ApiwMzQx0Wun1ofibG/fQ=; b=dbd4RVNXZUo/vX9Bh/61WnS9xZKN0T8K9qoyelNR16+Kq8Lfblwx7BzrqVh3K74rdIVTaOrVvQvmDAuYqqJ5wvwqXB00af0hKKAH+3nstAzOf27TjqBbGwe2y0pETIHuW5dxqURPcj1rSrlNTgN7kLDoyRLWAE2N/7yCkEJngcY= Received: from SN6PR04CA0096.namprd04.prod.outlook.com (2603:10b6:805:f2::37) by DM5PR02MB2857.namprd02.prod.outlook.com (2603:10b6:3:10d::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5566.15; Wed, 24 Aug 2022 15:33:43 +0000 Received: from SN1NAM02FT0032.eop-nam02.prod.protection.outlook.com (2603:10b6:805:f2:cafe::fa) by SN6PR04CA0096.outlook.office365.com (2603:10b6:805:f2::37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5546.22 via Frontend Transport; Wed, 24 Aug 2022 15:33:42 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.80.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.80.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.80.198; helo=xir-pvapexch02.xlnx.xilinx.com; pr=C Received: from xir-pvapexch02.xlnx.xilinx.com (149.199.80.198) by SN1NAM02FT0032.mail.protection.outlook.com (10.97.5.58) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5566.15 via Frontend Transport; Wed, 24 Aug 2022 15:33:42 +0000 Received: from xir-pvapexch02.xlnx.xilinx.com (172.21.17.17) by xir-pvapexch02.xlnx.xilinx.com (172.21.17.17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Wed, 24 Aug 2022 16:33:41 +0100 Received: from smtp.xilinx.com (172.21.105.197) by xir-pvapexch02.xlnx.xilinx.com (172.21.17.17) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Wed, 24 Aug 2022 16:33:41 +0100 Envelope-to: xuan.ding@intel.com, hpothula@marvell.com, thomas@monjalon.net, andrew.rybchenko@oktetlabs.ru, dev@dpdk.org, wenxuanx.wu@intel.com, xiaoyun.li@intel.com, stephen@networkplumber.org, yuanx.wang@intel.com, mdr@ashroe.eu, yuying.zhang@intel.com, qi.z.zhang@intel.com, viacheslavo@nvidia.com, jerinj@marvell.com, ndabilpuram@marvell.com Received: from [10.71.194.74] (port=33763) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1oQsNx-0001i5-8n; Wed, 24 Aug 2022 16:33:41 +0100 Message-ID: <76e4091d-4037-ef5b-377f-7daa183e27d3@xilinx.com> Date: Wed, 24 Aug 2022 16:33:40 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.1.2 Subject: Re: [PATCH v2 1/3] ethdev: introduce pool sort capability Content-Language: en-US To: "Ding, Xuan" , Hanumanth Pothula , Thomas Monjalon , Andrew Rybchenko CC: "dev@dpdk.org" , "Wu, WenxuanX" , "Li, Xiaoyun" , "stephen@networkplumber.org" , "Wang, YuanX" , "mdr@ashroe.eu" , "Zhang, Yuying" , "Zhang, Qi Z" , "viacheslavo@nvidia.com" , "jerinj@marvell.com" , "ndabilpuram@marvell.com" References: <20220812104648.1019978-1-hpothula@marvell.com> <20220812172451.1208933-1-hpothula@marvell.com> From: Ferruh Yigit In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 856b6325-b54b-43eb-c55b-08da85e606b8 X-MS-TrafficTypeDiagnostic: DM5PR02MB2857:EE_ X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: xrKa/DFvVfjz2qCRP31WvevIXqSxdKnX/HhakQQv32zXkWVjj6rDjcFMiAWUpqaGzKng27ZSJxMHz/Cg2n6fpgOuKUn04F0Mf5raYUoyyaksrTkHCObgf+VmDYUyr7TSgwEzgqHjojGY3+CSXYG4J6RUOxsfVi6f2vpfD3XGzco352vAsgANXVEO60N2QX456Kc7xH8OlZK/9fbhroKe/xrOPjMQVZ+KTstBkJncAmYZj/2Q/bM1oilFd3j0I+uidCTHk4T68ZL+CwMvDz55xl+jKplJlqQmosHpeXEXIgNzZhH6DJA7wFlFbWBzmwrM9Us0rtlFzPWEWIE9E2Kyj9j4RVZGzU7R8K5qGf1Tm7UnIWpq8Hm9kmBuTP2W6JhXyrGwQlijfzWdbl5xj7vM9eXzRAG2z+j+wqDNH9UKg9bsd2e9iZ3+8EvyqMNyp7Q3INSjbqgZdWTXEXJhxuYoEXvfP2qsutPTp0qiXVjh0qaiH9HTrXBKroY0dOE+4qkEAApnUCn1dp4jjzQTIZGZB3QQUW3cIvChnRGgIzkuR5P929zh+47Yq+q+bidYwCRzmG+0MoU2+yG/6XvEghskAZr4XKzOHZB1fS86iR6XRg8eDVhNNeCtK0CusRlWWTjpk0IhZLHGH2C+OKVEr8o5r8+gsW2DYmZSnbdnvS0JAaa1bos6gK9gKpWOgg4nAACYcH+beIs9sl3nQFPwuYRR9yKjMekibjvZdDXSYcH7khAvchwZ5b3S0zDsRphgBMMtI713HnY5YJjHIZ8IWH4ix/76PORkQUhYdKMMlpYBeuWPd3qWNZiUbWs46OhQJQF5gJdYlWoiBUmQkiAhdkYnAA== X-Forefront-Antispam-Report: CIP:149.199.80.198; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:xir-pvapexch02.xlnx.xilinx.com; PTR:unknown-80-198.xilinx.com; CAT:NONE; SFS:(13230016)(4636009)(346002)(396003)(39860400002)(136003)(376002)(40470700004)(46966006)(36840700001)(40480700001)(83380400001)(426003)(47076005)(26005)(336012)(53546011)(2616005)(186003)(2906002)(7636003)(356005)(40460700003)(36860700001)(82740400003)(31696002)(41300700001)(54906003)(82310400005)(30864003)(44832011)(31686004)(110136005)(316002)(8936002)(9786002)(7416002)(36756003)(5660300002)(478600001)(70206006)(70586007)(4326008)(8676002)(50156003)(43740500002); DIR:OUT; SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Aug 2022 15:33:42.5747 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 856b6325-b54b-43eb-c55b-08da85e606b8 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.80.198]; Helo=[xir-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: SN1NAM02FT0032.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR02MB2857 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org On 8/23/2022 4:26 AM, Ding, Xuan wrote: > Hi Hanumanth, > >> -----Original Message----- >> From: Hanumanth Pothula >> Sent: Saturday, August 13, 2022 1:25 AM >> To: Thomas Monjalon ; Ferruh Yigit >> ; Andrew Rybchenko >> >> Cc: dev@dpdk.org; Ding, Xuan ; Wu, WenxuanX >> ; Li, Xiaoyun ; >> stephen@networkplumber.org; Wang, YuanX ; >> mdr@ashroe.eu; Zhang, Yuying ; Zhang, Qi Z >> ; viacheslavo@nvidia.com; jerinj@marvell.com; >> ndabilpuram@marvell.com; Hanumanth Pothula >> Subject: [PATCH v2 1/3] ethdev: introduce pool sort capability >> >> Presently, the 'Buffer Split' feature supports sending multiple segments of >> the received packet to PMD, which programs the HW to receive the packet in >> segments from different pools. >> >> This patch extends the feature to support the pool sort capability. >> Some of the HW has support for choosing memory pools based on the >> packet's size. The pool sort capability allows PMD to choose a memory pool >> based on the packet's length. >> >> This is often useful for saving the memory where the application can create a >> different pool to steer the specific size of the packet, thus enabling effective >> use of memory. >> >> For example, let's say HW has a capability of three pools, >> - pool-1 size is 2K >> - pool-2 size is > 2K and < 4K >> - pool-3 size is > 4K >> Here, >> pool-1 can accommodate packets with sizes < 2K >> pool-2 can accommodate packets with sizes > 2K and < 4K >> pool-3 can accommodate packets with sizes > 4K >> >> With pool sort capability enabled in SW, an application may create three >> pools of different sizes and send them to PMD. Allowing PMD to program >> HW based on packet lengths. So that packets with less than 2K are received >> on pool-1, packets with lengths between 2K and 4K are received on pool-2 >> and finally packets greater than 4K are received on pool-3. >> >> The following two capabilities are added to the rte_eth_rxseg_capa structure, >> 1. pool_sort --> tells pool sort capability is supported by HW. >> 2. max_npool --> max number of pools supported by HW. >> >> Defined new structure rte_eth_rxseg_sort, to be used only when pool sort >> capability is present. If required this may be extended further to support >> more configurations. >> >> Signed-off-by: Hanumanth Pothula >> >> v2: >> - Along with spec changes, uploading testpmd and driver changes. > > Thanks for CCing. It's an interesting feature. > > But I have one question here: > Buffer split is for split receiving packets into multiple segments, while pool sort supports > PMD to put the receiving packets into different pools according to packet size. > Every packet is still intact. > > So, at this level, pool sort does not belong to buffer split. > And you already use a different function to check pool sort rather than check buffer split. > > Should a new RX offload be introduced? like "RTE_ETH_RX_OFFLOAD_POOL_SORT". > Hi Hanumanth, I had the similar concern with the feature. I assume you want to benefit from exiting config structure that gets multiple mempool as argument, since this feature also needs multiple mempools, but the feature is different. It looks to me wrong to check 'OFFLOAD_BUFFER_SPLIT' offload to decide if to receive into multiple mempool or not, which doesn't have anything related split. Also not sure about using the 'sort' keyword. What do you think to introduce new fetaure, instead of extending existing split one? This is optimisation, right? To enable us to use less memory for the packet buffer, does it qualify to a device offload? Also, what is the relation with segmented Rx, how a PMD decide to use segmented Rx or bigger mempool? How can application can configure this? Need to clarify the rules, based on your sample, if a 512 bytes packet received, does it have to go pool-1, or can it go to any of three pools? And I don't see any change in the 'net/cnxk' Rx burst code, when multiple mempool used, while filling the mbufs shouldn't it check which mempool is filled. How this works without update in the Rx burst code, or am I missing some implementation detail? >> --- >> lib/ethdev/rte_ethdev.c | 87 +++++++++++++++++++++++++++++++++++------ >> lib/ethdev/rte_ethdev.h | 45 +++++++++++++++++++-- >> 2 files changed, 118 insertions(+), 14 deletions(-) >> >> diff --git a/lib/ethdev/rte_ethdev.c b/lib/ethdev/rte_ethdev.c index >> 1979dc0850..7fd5443eb8 100644 >> --- a/lib/ethdev/rte_ethdev.c >> +++ b/lib/ethdev/rte_ethdev.c >> @@ -1635,7 +1635,55 @@ rte_eth_dev_is_removed(uint16_t port_id) } >> >> static int >> -rte_eth_rx_queue_check_split(const struct rte_eth_rxseg_split *rx_seg, >> +rte_eth_rx_queue_check_sort(const struct rte_eth_rxseg *rx_seg, >> + uint16_t n_seg, uint32_t *mbp_buf_size, >> + const struct rte_eth_dev_info *dev_info) { >> + const struct rte_eth_rxseg_capa *seg_capa = &dev_info- >>> rx_seg_capa; >> + uint16_t seg_idx; >> + >> + if (!seg_capa->multi_pools || n_seg > seg_capa->max_npool) { >> + RTE_ETHDEV_LOG(ERR, >> + "Invalid capabilities, multi_pools:%d differnt >> length segments %u exceed supported %u\n", >> + seg_capa->multi_pools, n_seg, seg_capa- >>> max_nseg); >> + return -EINVAL; >> + } >> + >> + for (seg_idx = 0; seg_idx < n_seg; seg_idx++) { >> + struct rte_mempool *mpl = rx_seg[seg_idx].sort.mp; >> + uint32_t length = rx_seg[seg_idx].sort.length; >> + >> + if (mpl == NULL) { >> + RTE_ETHDEV_LOG(ERR, "null mempool pointer\n"); >> + return -EINVAL; >> + } >> + >> + if (mpl->private_data_size < >> + sizeof(struct rte_pktmbuf_pool_private)) { >> + RTE_ETHDEV_LOG(ERR, >> + "%s private_data_size %u < %u\n", >> + mpl->name, mpl->private_data_size, >> + (unsigned int)sizeof >> + (struct rte_pktmbuf_pool_private)); >> + return -ENOSPC; >> + } >> + >> + *mbp_buf_size = rte_pktmbuf_data_room_size(mpl); >> + length = length != 0 ? length : (*mbp_buf_size - >> RTE_PKTMBUF_HEADROOM); >> + if (*mbp_buf_size < length + RTE_PKTMBUF_HEADROOM) { >> + RTE_ETHDEV_LOG(ERR, >> + "%s mbuf_data_room_size %u < %u))\n", >> + mpl->name, *mbp_buf_size, >> + length); >> + return -EINVAL; >> + } >> + } >> + >> + return 0; >> +} >> + >> +static int >> +rte_eth_rx_queue_check_split(const struct rte_eth_rxseg *rx_seg, >> uint16_t n_seg, uint32_t *mbp_buf_size, >> const struct rte_eth_dev_info *dev_info) { @@ - >> 1654,12 +1702,12 @@ rte_eth_rx_queue_check_split(const struct >> rte_eth_rxseg_split *rx_seg, >> * Check the sizes and offsets against buffer sizes >> * for each segment specified in extended configuration. >> */ >> - mp_first = rx_seg[0].mp; >> + mp_first = rx_seg[0].split.mp; >> offset_mask = RTE_BIT32(seg_capa->offset_align_log2) - 1; >> for (seg_idx = 0; seg_idx < n_seg; seg_idx++) { >> - struct rte_mempool *mpl = rx_seg[seg_idx].mp; >> - uint32_t length = rx_seg[seg_idx].length; >> - uint32_t offset = rx_seg[seg_idx].offset; >> + struct rte_mempool *mpl = rx_seg[seg_idx].split.mp; >> + uint32_t length = rx_seg[seg_idx].split.length; >> + uint32_t offset = rx_seg[seg_idx].split.offset; >> >> if (mpl == NULL) { >> RTE_ETHDEV_LOG(ERR, "null mempool pointer\n"); >> @@ -1693,7 +1741,11 @@ rte_eth_rx_queue_check_split(const struct >> rte_eth_rxseg_split *rx_seg, >> } >> offset += seg_idx != 0 ? 0 : RTE_PKTMBUF_HEADROOM; >> *mbp_buf_size = rte_pktmbuf_data_room_size(mpl); >> - length = length != 0 ? length : *mbp_buf_size; >> + /* On segment length == 0, update segment's length with >> + * the pool's length - headeroom space, to make sure enough >> + * space is accomidate for header. >> + **/ >> + length = length != 0 ? length : (*mbp_buf_size - >> +RTE_PKTMBUF_HEADROOM); >> if (*mbp_buf_size < length + offset) { >> RTE_ETHDEV_LOG(ERR, >> "%s mbuf_data_room_size %u < %u >> (segment length=%u + segment offset=%u)\n", @@ -1764,7 +1816,6 @@ >> rte_eth_rx_queue_setup(uint16_t port_id, uint16_t rx_queue_id, >> return -EINVAL; >> } >> } else { >> - const struct rte_eth_rxseg_split *rx_seg; >> uint16_t n_seg; >> >> /* Extended multi-segment configuration check. */ @@ - >> 1774,13 +1825,27 @@ rte_eth_rx_queue_setup(uint16_t port_id, uint16_t >> rx_queue_id, >> return -EINVAL; >> } >> >> - rx_seg = (const struct rte_eth_rxseg_split *)rx_conf->rx_seg; >> n_seg = rx_conf->rx_nseg; >> >> if (rx_conf->offloads & RTE_ETH_RX_OFFLOAD_BUFFER_SPLIT) >> { >> - ret = rte_eth_rx_queue_check_split(rx_seg, n_seg, >> - &mbp_buf_size, >> - &dev_info); >> + ret = -1; /* To make sure at least one of below >> conditions becomes >> +true */ >> + >> + /* Check both NIX and application supports buffer- >> split capability */ >> + if (dev_info.rx_seg_capa.mode_split && >> + rx_conf->mode_flag == >> RTE_ETH_RXSEG_MODE_SPLIT) { >> + ret = rte_eth_rx_queue_check_split(rx_conf- >>> rx_seg, n_seg, >> + >> &mbp_buf_size, >> + &dev_info); >> + } >> + >> + /* Check both NIX and application supports pool-sort >> capability */ >> + if (dev_info.rx_seg_capa.mode_sort && >> + rx_conf->mode_flag == >> RTE_ETH_RXSEG_MODE_SORT) { >> + ret = rte_eth_rx_queue_check_sort(rx_conf- >>> rx_seg, n_seg, >> + >> &mbp_buf_size, >> + &dev_info); >> + } >> + >> if (ret != 0) >> return ret; >> } else { >> diff --git a/lib/ethdev/rte_ethdev.h b/lib/ethdev/rte_ethdev.h index >> de9e970d4d..9f6787d7ad 100644 >> --- a/lib/ethdev/rte_ethdev.h >> +++ b/lib/ethdev/rte_ethdev.h >> @@ -1204,16 +1204,46 @@ struct rte_eth_rxseg_split { >> uint32_t reserved; /**< Reserved field. */ }; >> >> +/** >> + * The pool sort capability allows PMD to choose a memory pool based on >> +the >> + * packet's length. So, basically, PMD programs HW for receiving >> +packets from >> + * different pools, based on the packet's length. >> + * >> + * This is often useful for saving the memory where the application can >> +create >> + * a different pool to steer the specific size of the packet, thus >> +enabling >> + * effective use of memory. >> + */ >> +struct rte_eth_rxseg_sort { >> + struct rte_mempool *mp; /**< Memory pool to allocate packets >> from. */ >> + uint16_t length; /**< Packet data length. */ >> + uint32_t reserved; /**< Reserved field. */ }; >> + >> +enum rte_eth_rxseg_mode { >> + /** >> + * Buffer split mode: PMD split the received packets into multiple >> segments. >> + * @see struct rte_eth_rxseg_split >> + */ >> + RTE_ETH_RXSEG_MODE_SPLIT = RTE_BIT64(0), >> + /** >> + * Pool sort mode: PMD to chooses a memory pool based on the >> packet's length. >> + * @see struct rte_eth_rxseg_sort >> + */ >> + RTE_ETH_RXSEG_MODE_SORT = RTE_BIT64(1), }; >> + >> /** >> * @warning >> * @b EXPERIMENTAL: this structure may change without prior notice. >> * >> * A common structure used to describe Rx packet segment properties. >> */ >> -union rte_eth_rxseg { >> +struct rte_eth_rxseg { >> /* The settings for buffer split offload. */ >> struct rte_eth_rxseg_split split; >> - /* The other features settings should be added here. */ >> + >> + /*The settings for packet sort offload. */ >> + struct rte_eth_rxseg_sort sort; >> }; >> >> /** >> @@ -1239,6 +1269,11 @@ struct rte_eth_rxconf { >> * fields on rte_eth_dev_info structure are allowed to be set. >> */ >> uint64_t offloads; >> + /** >> + * PMD may support more than one rxseg mode. This allows >> application >> + * to chose which mode to enable. >> + */ >> + enum rte_eth_rxseg_mode mode_flag; >> /** >> * Points to the array of segment descriptions for an entire packet. >> * Array elements are properties for consecutive Rx segments. >> @@ -1246,7 +1281,7 @@ struct rte_eth_rxconf { >> * The supported capabilities of receiving segmentation is reported >> * in rte_eth_dev_info.rx_seg_capa field. >> */ >> - union rte_eth_rxseg *rx_seg; >> + struct rte_eth_rxseg *rx_seg; >> >> uint64_t reserved_64s[2]; /**< Reserved for future fields */ >> void *reserved_ptrs[2]; /**< Reserved for future fields */ >> @@ -1827,10 +1862,14 @@ struct rte_eth_switch_info { >> */ >> struct rte_eth_rxseg_capa { >> __extension__ >> + uint32_t mode_split : 1; /**< Supports buffer split capability @see >> struct rte_eth_rxseg_split */ >> + uint32_t mode_sort : 1; /**< Supports pool sort capability @see >> struct > > The same doubt here. As I know, the 'rte_eth_rxseg_capa' structure is used for buffer split. > > Thanks, > Xuan > >> +rte_eth_rxseg_sort */ >> uint32_t multi_pools:1; /**< Supports receiving to multiple pools.*/ >> uint32_t offset_allowed:1; /**< Supports buffer offsets. */ >> uint32_t offset_align_log2:4; /**< Required offset alignment. */ >> uint16_t max_nseg; /**< Maximum amount of segments to split. */ >> + /* < Maximum amount of pools that PMD can sort based on >> packet/segment lengths */ >> + uint16_t max_npool; >> uint16_t reserved; /**< Reserved field. */ }; >> >> -- >> 2.25.1 >