From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by dpdk.space (Postfix) with ESMTP id 0DF27A05D3 for ; Wed, 22 May 2019 11:11:10 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id EAEE210BD; Wed, 22 May 2019 11:11:08 +0200 (CEST) Received: from EUR01-VE1-obe.outbound.protection.outlook.com (mail-eopbgr140053.outbound.protection.outlook.com [40.107.14.53]) by dpdk.org (Postfix) with ESMTP id 73844A69 for ; Wed, 22 May 2019 11:11:07 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uA6HS3iHhgAkQzBlKuuCnRQt9R+fidu5Q+WqXj2MKd4=; b=dhQG0HM5CbUSrQOllM839kKkszyx6bJZbg/h3Gqssj4Y03oxL142iOcVDB/1GjwC8Eqk8uzFQOAniUWzlZDsY3+z9nDteHV4CuWXaRwq/TJJ3u7aCbPBS+Bztt7RpvMGoRsWdlvC7735uEdBU3tVgQ3DgOlptURgpzS8WRfk4fo= Received: from AM0PR08MB4418.eurprd08.prod.outlook.com (20.179.35.207) by AM0PR08MB4274.eurprd08.prod.outlook.com (20.179.36.74) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1900.18; Wed, 22 May 2019 09:11:05 +0000 Received: from AM0PR08MB4418.eurprd08.prod.outlook.com ([fe80::3d70:79e6:7ede:4ab2]) by AM0PR08MB4418.eurprd08.prod.outlook.com ([fe80::3d70:79e6:7ede:4ab2%7]) with mapi id 15.20.1900.020; Wed, 22 May 2019 09:11:05 +0000 From: "Ruifeng Wang (Arm Technology China)" To: "lironh@marvell.com" , "thomas@monjalon.net" CC: "dev@dpdk.org" , nd , nd Thread-Topic: [dpdk-dev] [PATCH 1/2] mk: add Marvell ARMADA architecture based on armv8-a Thread-Index: AQHVDOUdA7dHaR5MM06Ywc8tzNkrEKZ24PqQ Date: Wed, 22 May 2019 09:11:05 +0000 Message-ID: References: <1558128440-15776-1-git-send-email-lironh@marvell.com> <1558128440-15776-2-git-send-email-lironh@marvell.com> In-Reply-To: <1558128440-15776-2-git-send-email-lironh@marvell.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=Ruifeng.Wang@arm.com; x-originating-ip: [113.29.88.7] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: b39a2216-73ed-4f65-e0f8-08d6de956b78 x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600141)(711020)(4605104)(4618075)(2017052603328)(7193020); SRVR:AM0PR08MB4274; x-ms-traffictypediagnostic: AM0PR08MB4274: x-ld-processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr nodisclaimer: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:7219; x-forefront-prvs: 0045236D47 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(396003)(39860400002)(346002)(366004)(136003)(376002)(189003)(199004)(13464003)(478600001)(25786009)(71190400001)(71200400001)(2501003)(72206003)(4326008)(14454004)(186003)(8936002)(81156014)(81166006)(229853002)(2906002)(7736002)(476003)(446003)(486006)(305945005)(11346002)(110136005)(66066001)(33656002)(54906003)(26005)(9686003)(5660300002)(55016002)(3846002)(6116002)(6436002)(68736007)(102836004)(76176011)(99286004)(7696005)(14444005)(256004)(6506007)(53546011)(55236004)(6246003)(64756008)(76116006)(74316002)(53936002)(66946007)(73956011)(66476007)(66446008)(66556008)(316002)(86362001)(52536014); DIR:OUT; SFP:1101; SCL:1; SRVR:AM0PR08MB4274; H:AM0PR08MB4418.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: g+Y4erKxrJKv9H6xvPrR3r4piSFGqv7YpMzyYhTdRpIQCilh1LFbyC9HPgoHdw6V46oV+epFnhsAXIJV6I8ltNs3WRSZu0aG9zSruubNvXdc6TuP03pdf9ld+aftpavFofqFXgtX5LlUWhw0xl1Lap3egAFV2nfAeNG4KyoVGzWNwdbQfubNDRou87TKfUE/wd3f5cFGopgK7ENm/xR0nESgGxSKNMKGLVJ0pnoGgAo5CAmD0MciLWA4sBTLLk0K85RFjm+Cg2o+xzeaicZf0blh6TsREU+PuqZscAQFnaWx2B1o8mspkLAxO1czj4wzffqQKNCiYTBLRKwecrrR0TaiUal45DS20msMgicrZ3PcKCnRg4PuM223QQ5Z3GTvwIQ4CKp+6L8XcCJivggxNxaEnv89ylrbmUKAgH257Mw= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-Network-Message-Id: b39a2216-73ed-4f65-e0f8-08d6de956b78 X-MS-Exchange-CrossTenant-originalarrivaltime: 22 May 2019 09:11:05.3291 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB4274 Subject: Re: [dpdk-dev] [PATCH 1/2] mk: add Marvell ARMADA architecture based on armv8-a X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Hi, > -----Original Message----- > From: dev On Behalf Of lironh@marvell.com > Sent: Saturday, May 18, 2019 05:27 > To: thomas@monjalon.net > Cc: dev@dpdk.org; Liron Himi > Subject: [dpdk-dev] [PATCH 1/2] mk: add Marvell ARMADA architecture > based on armv8-a >=20 > From: Liron Himi >=20 > This patch introduces armada target to address difference in number of co= res, > no numa support >=20 > Change-Id: Ieaabe77b165000fe1280f98105329a0e63833b92 > Signed-off-by: Liron Himi > Reviewed-by: Alan Winkowski > Tested-by: Liron Himi > --- > config/defconfig_arm64-armada-linux-gcc | 24 > ++++++++++++++++++++++++ > config/defconfig_arm64-armada-linuxapp-gcc | 24 > ++++++++++++++++++++++++ > 2 files changed, 48 insertions(+) > create mode 100644 config/defconfig_arm64-armada-linux-gcc > create mode 100644 config/defconfig_arm64-armada-linuxapp-gcc >=20 > diff --git a/config/defconfig_arm64-armada-linux-gcc > b/config/defconfig_arm64-armada-linux-gcc > new file mode 100644 > index 0000000..573b278 > --- /dev/null > +++ b/config/defconfig_arm64-armada-linux-gcc > @@ -0,0 +1,24 @@ > +# SPDX-License-Identifier: BSD-3-Clause # Copyright(c) 2018 Marvell > +International Ltd # > + > +#include "defconfig_arm64-armv8a-linux-gcc" > + > +CONFIG_RTE_LIBRTE_MVEP_COMMON=3Dy > +CONFIG_RTE_LIBRTE_MVPP2_PMD=3Dy > +CONFIG_RTE_LIBRTE_MVNETA_PMD=3Dy > +CONFIG_RTE_LIBRTE_PMD_MVSAM_CRYPTO=3Dy > + > +# > +# Compile Environment Abstraction Layer # > +CONFIG_RTE_MAX_LCORE=3D16 > +CONFIG_RTE_MAX_NUMA_NODES=3D1 > +CONFIG_RTE_CACHE_LINE_SIZE=3D64 > + > +# Disable NXP as it is conflict with MUSDK > CONFIG_RTE_LIBRTE_DPAA_BUS=3Dn > + > +# Doesn't support NUMA > +CONFIG_RTE_EAL_NUMA_AWARE_HUGEPAGES=3Dn > +CONFIG_RTE_LIBRTE_VHOST_NUMA=3Dn > diff --git a/config/defconfig_arm64-armada-linuxapp-gcc > b/config/defconfig_arm64-armada-linuxapp-gcc > new file mode 100644 > index 0000000..573b278 > --- /dev/null > +++ b/config/defconfig_arm64-armada-linuxapp-gcc > @@ -0,0 +1,24 @@ > +# SPDX-License-Identifier: BSD-3-Clause # Copyright(c) 2018 Marvell > +International Ltd # > + > +#include "defconfig_arm64-armv8a-linux-gcc" > + > +CONFIG_RTE_LIBRTE_MVEP_COMMON=3Dy > +CONFIG_RTE_LIBRTE_MVPP2_PMD=3Dy > +CONFIG_RTE_LIBRTE_MVNETA_PMD=3Dy There is a note in MVPP2 PMD guide, " When MVPP2 PMD is enabled CONFIG_RTE_= LIBRTE_MVNETA_PMD must be disabled ". I think this configuration conflicts with the guide. Does the guide need to= be updated? > +CONFIG_RTE_LIBRTE_PMD_MVSAM_CRYPTO=3Dy > + > +# > +# Compile Environment Abstraction Layer # > +CONFIG_RTE_MAX_LCORE=3D16 > +CONFIG_RTE_MAX_NUMA_NODES=3D1 > +CONFIG_RTE_CACHE_LINE_SIZE=3D64 > + > +# Disable NXP as it is conflict with MUSDK > CONFIG_RTE_LIBRTE_DPAA_BUS=3Dn > + > +# Doesn't support NUMA > +CONFIG_RTE_EAL_NUMA_AWARE_HUGEPAGES=3Dn > +CONFIG_RTE_LIBRTE_VHOST_NUMA=3Dn > -- > 2.7.4