From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id AD4A3A04E1; Tue, 22 Sep 2020 07:42:34 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 8E8231D904; Tue, 22 Sep 2020 07:42:34 +0200 (CEST) Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by dpdk.org (Postfix) with ESMTP id 648261D902 for ; Tue, 22 Sep 2020 07:42:32 +0200 (CEST) IronPort-SDR: vRVLXA3TSFdSK+dih+rw75a2wo4ijLFsLCgKnxZ+niygsF9MUtsnpXGs1UOW+x1yBa7xlcOV/2 t4djj9aSEkYw== X-IronPort-AV: E=McAfee;i="6000,8403,9751"; a="160605763" X-IronPort-AV: E=Sophos;i="5.77,289,1596524400"; d="scan'208";a="160605763" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Sep 2020 22:42:31 -0700 IronPort-SDR: Yka1RdWRgp+cE86yoHyqN+G32kDcIb65d5Kw0/QS2hDGzBGZXZxNIwsvATh/eSyrCEFrICeaK6 nNYVeUbxnnzw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,289,1596524400"; d="scan'208";a="334861067" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by fmsmga004.fm.intel.com with ESMTP; 21 Sep 2020 22:42:30 -0700 Received: from fmsmsx606.amr.corp.intel.com (10.18.126.86) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Mon, 21 Sep 2020 22:42:29 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx606.amr.corp.intel.com (10.18.126.86) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Mon, 21 Sep 2020 22:42:28 -0700 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (104.47.55.168) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.1713.5; Mon, 21 Sep 2020 22:42:27 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NGImyHbAXH1XBpcRDY//C8iTpW8mKWb/DJzsKhw+UEQ8xgH5RMTnnOviYy3RI3BONwlnLmdBZ3ohP8mybwBpdDGnSXBG11yHydytZdTFD9HLmNJZtVERy+TLOEVWiSXsJ6uB8hl/VFgJXltmjIXGd5rPR+ZUxRPnVx/NmaTXcOF0kzAEwZHdGIt50Be42e+du+HGoxSmUNlTph2nq+cMUyMhKzYv0iACIUuOhq4i0zFO1L7ZatYyj7mgOokFsLsbOXDJPgCR1uXqzdOXrGdSspGgJ5FcTZ8mJny87iUu3UAln4Wbb9TF2jYzJS8F5nszfx1aqHmdMHbm5euc1YBaMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Jq91A6pTJIdcSydSDrfsotEEN4EMQlkmvu6n8r3N6v0=; b=azKvGg4nzy+ROu/xgFiuYIVvoNNnPRqKgsU695gbw7RDsISW55hVN3u31TjYMwZf3pbR0uSYM7WIwj0a1wMmg0rI4sAJYGfE/K59lkVD8HHTF7+3FjCe0gjFPmD9oK8FTZa1Pbj2jqRcJHslFXY+io01yLEIlGl3KhmMUXF5jwyoljLdwDe8CVHV8R4UX/czBwJHe1KVH4b/vaBdvT6OPCZ/IdKmUUOKGIq3Meqjk+CjTzyfbHKsPLciHZgUke9s6FvpnPDVgZoMPE/Ha4K4E78Ubs/dE7Q1IGdMB9ryajD9yyPQIboEkDa213CPnH30I7c/XXAu9OclLeZehSGe3A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Jq91A6pTJIdcSydSDrfsotEEN4EMQlkmvu6n8r3N6v0=; b=NlqjfwBbMb76781uob5/mbEurwXSlYrl7/jehn8e228MaNSpXkZJMh4bx8oTbOcF4t8g0vJPHgzv5YbJ4yQ83nx8OZI9KNP6w2IIsV6RJZZkMyZW/x00f6tRWn59/b4ZqP178GZk32HsROYvEBHnC88jZ6NvLn5b5vM1ABlHDw4= Received: from BN8PR11MB3795.namprd11.prod.outlook.com (2603:10b6:408:82::31) by BN6PR11MB1298.namprd11.prod.outlook.com (2603:10b6:404:48::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3391.11; Tue, 22 Sep 2020 05:42:16 +0000 Received: from BN8PR11MB3795.namprd11.prod.outlook.com ([fe80::e4a8:91ab:e032:b8ae]) by BN8PR11MB3795.namprd11.prod.outlook.com ([fe80::e4a8:91ab:e032:b8ae%5]) with mapi id 15.20.3391.024; Tue, 22 Sep 2020 05:42:16 +0000 From: "Wang, Haiyue" To: "Guo, Jia" , "dev@dpdk.org" CC: "Zhang, Qi Z" , "Jiang, JunyuX" , "Rong, Leyi" , "Yang, Qiming" , "Sun, GuinanX" , "Guo, Junfeng" Thread-Topic: [PATCH v3] net/ice: refactor the Rx FlexiMD handling Thread-Index: AQHWjVqODQZiBCMujEmaKI484vIaQ6l0KZMAgAAAVVA= Date: Tue, 22 Sep 2020 05:42:16 +0000 Message-ID: References: <20200917115332.45663-1-haiyue.wang@intel.com> <20200918010535.27089-1-haiyue.wang@intel.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.5.1.3 authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [192.55.46.46] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 98801c72-3391-4cda-45d0-08d85eba43e4 x-ms-traffictypediagnostic: BN6PR11MB1298: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:2399; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: EDuf89Ycw0idHj6iVWBPwoevDF0EsetbQfELnYhgoYPPYpopU+K60kYDbRHcsY7MmLaz/cURSkf97KCsUhCxBHDKhgHhJCD7QJAaFYJGn387gBxgN7ll5GF0tWlSO8tueLLg2vLMF6v1Ra1qfWWHKKAK6HwPnSo7G5gW/sKHC00PfXBOGc7PzdCw1QPFtY6dzq7Cht+FabvrMkb9Xa81O6Sx97aqX6I7kyYX+pTT2QC8aK6B+18wIJxQ2qr6mojAs4/9I4Q+JJ0oE64EMtmBmPG3AQm8XRFrZGhGkdIhrxZy5fu54CySU7engVRS7qPlomgN74J4kWD8aBKU6tI3DEqZsVzIzdU1U8QF2XK/9Eme54PE6dqa98mIvTu+hRv7 x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BN8PR11MB3795.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(396003)(346002)(366004)(376002)(39860400002)(136003)(64756008)(316002)(86362001)(26005)(33656002)(30864003)(110136005)(6506007)(53546011)(5660300002)(83380400001)(478600001)(2906002)(7696005)(107886003)(66556008)(66446008)(52536014)(9686003)(71200400001)(8936002)(55016002)(8676002)(54906003)(186003)(66476007)(4326008)(76116006)(66946007); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata: xiw7967rkst4vhHxKiayTPCtpz/6ZxeO8n2/RdUG6M5g5l/CN/OkDHmDOa2NHyupHC1gmcAUt/asy4LMFN3AVarJhofXdLDvqP7zK50PZQ0Vd4DXg428ynuQF311TdijEPkDVs+UgI4rqPQBA6eUp0/GFZ7sl9ggFjk9rh4J4sVxL8e3RIAIw/blVAHr9NDJFqxwqFnwxDLaFbxCJkuo/cRbgjVh4nEqtn1QI9UQd2LXNvl7teYujJ1qhHdstvIrtzxPGEslM6Azi3DwP1wnFjtFcchRnk0V0svsJUlDWdgWpnrF6EEGNYj7CysjtDpGQUB+LtqWk38Py1fsjvKGvNFHLtApZjF3IDiQyw7Eglm7+sAds4jxHxVFKrNzkL6mTFFNODIR6hkVotqOzvCnMTgt7P4/YeUCBT/UqBb9Wl2Np+ipkyGX7VGjI07CLQNeLZWEV3VCgcJWFnY232YLAWLBdxqQKdmyJCwkdekQSX0uHXtDg3Q9fsnCpfR+REmcIWDasGsEy4w4IRiMgCfDqB02ZjxAiAhjGOXayrWQO5b/udnqz4FHyqgWdSNkMK4A4egxi8eky9f6UAqCYy2zcV5AhiAzNlv2gcIrxpycEabEov8ciOVv4NVKDju2DcAaXp3hFcape+Fj43P3PsUCEA== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BN8PR11MB3795.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 98801c72-3391-4cda-45d0-08d85eba43e4 X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Sep 2020 05:42:16.6857 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: U6hbM/bgn0t3zkwEk/MWGZDj2K/9RRnTviWRxL8F+z3IhiwVs5S3LvL0/Ys2WloBd89XFcQlZSLw3K2t84p0iA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR11MB1298 X-OriginatorOrg: intel.com Subject: Re: [dpdk-dev] [PATCH v3] net/ice: refactor the Rx FlexiMD handling X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Hi Jeff, > -----Original Message----- > From: Guo, Jia > Sent: Tuesday, September 22, 2020 13:35 > To: Wang, Haiyue ; dev@dpdk.org > Cc: Zhang, Qi Z ; Jiang, JunyuX ; Rong, Leyi > ; Yang, Qiming ; Sun, GuinanX= ; Guo, > Junfeng > Subject: RE: [PATCH v3] net/ice: refactor the Rx FlexiMD handling >=20 > Hi, haiyue >=20 > > -----Original Message----- > > From: Wang, Haiyue > > Sent: Friday, September 18, 2020 9:06 AM > > To: dev@dpdk.org > > Cc: Zhang, Qi Z ; Jiang, JunyuX > > ; Rong, Leyi ; Yang, Qimin= g > > ; Sun, GuinanX ; Guo, > > Junfeng ; Guo, Jia ; Wang, > > Haiyue > > Subject: [PATCH v3] net/ice: refactor the Rx FlexiMD handling > > > > The hardware supports many kinds of FlexiMDs set into Rx descriptor, an= d > > the FlexiMDs can have different offsets in the descriptor according the= DDP > > package setting. > > > > The FlexiMDs type and offset are identified by the RXDID, which will be= used > > to setup the queue. > > > > For expanding to support different RXDIDs in the future, refactor the R= x > > FlexiMD handling by the functions mapped to related RXDIDs. > > > > Signed-off-by: Haiyue Wang > > --- > > v3: remove the typedef's ___rte_unused, and rewrite the commit title an= d > > message. > > v2: assign the handle for ICE_RXDID_COMMS_OVS directly, not use > > fall-through. > > --- > > drivers/net/ice/ice_rxtx.c | 263 ++++++++++++++++++++++--------------- > > drivers/net/ice/ice_rxtx.h | 5 + > > 2 files changed, 163 insertions(+), 105 deletions(-) > > > > diff --git a/drivers/net/ice/ice_rxtx.c b/drivers/net/ice/ice_rxtx.c in= dex > > fef6ad454..93a0ac691 100644 > > --- a/drivers/net/ice/ice_rxtx.c > > +++ b/drivers/net/ice/ice_rxtx.c > > @@ -25,40 +25,6 @@ uint64_t > > rte_net_ice_dynflag_proto_xtr_ipv6_flow_mask; > > uint64_t rte_net_ice_dynflag_proto_xtr_tcp_mask; > > uint64_t rte_net_ice_dynflag_proto_xtr_ip_offset_mask; > > > > -static inline uint64_t > > -ice_rxdid_to_proto_xtr_ol_flag(uint8_t rxdid, bool *chk_valid) -{ > > -static struct { > > -uint64_t *ol_flag; > > -bool chk_valid; > > -} ol_flag_map[] =3D { > > -[ICE_RXDID_COMMS_AUX_VLAN] =3D { > > -&rte_net_ice_dynflag_proto_xtr_vlan_mask, true }, > > -[ICE_RXDID_COMMS_AUX_IPV4] =3D { > > -&rte_net_ice_dynflag_proto_xtr_ipv4_mask, true }, > > -[ICE_RXDID_COMMS_AUX_IPV6] =3D { > > -&rte_net_ice_dynflag_proto_xtr_ipv6_mask, true }, > > -[ICE_RXDID_COMMS_AUX_IPV6_FLOW] =3D { > > -&rte_net_ice_dynflag_proto_xtr_ipv6_flow_mask, > > true }, > > -[ICE_RXDID_COMMS_AUX_TCP] =3D { > > -&rte_net_ice_dynflag_proto_xtr_tcp_mask, true }, > > -[ICE_RXDID_COMMS_AUX_IP_OFFSET] =3D { > > -&rte_net_ice_dynflag_proto_xtr_ip_offset_mask, > > false }, > > -}; > > -uint64_t *ol_flag; > > - > > -if (rxdid < RTE_DIM(ol_flag_map)) { > > -ol_flag =3D ol_flag_map[rxdid].ol_flag; > > -if (!ol_flag) > > -return 0ULL; > > - > > -*chk_valid =3D ol_flag_map[rxdid].chk_valid; > > -return *ol_flag; > > -} > > - > > -return 0ULL; > > -} > > - > > static inline uint8_t > > ice_proto_xtr_type_to_rxdid(uint8_t xtr_type) { @@ -76,6 +42,159 @@ > > ice_proto_xtr_type_to_rxdid(uint8_t xtr_type) > > rxdid_map[xtr_type] : > > ICE_RXDID_COMMS_OVS; } > > > > +static inline void > > +ice_rxd_to_pkt_fields_by_comms_ovs(__rte_unused struct ice_rx_queue > > *rxq, > > + struct rte_mbuf *mb, > > + volatile union ice_rx_flex_desc *rxdp) { > > +volatile struct ice_32b_rx_flex_desc_comms_ovs *desc =3D > > +(volatile struct ice_32b_rx_flex_desc_comms_ovs > > *)rxdp; #ifndef > > +RTE_LIBRTE_ICE_16BYTE_RX_DESC > > +uint16_t stat_err; > > +#endif >=20 > This #ifndef could be better combine with below #ifndef. >=20 I changed it to according to the different offsets, like ovs has rss hash in Qword 3, which is after flow Id Qword 1, others are opposite. So that this handling order can reflect the offset difference, although, it MAY loo= ks not so beautiful. What do you think ? :) > > + > > +if (desc->flow_id !=3D 0xFFFFFFFF) { > > +mb->ol_flags |=3D PKT_RX_FDIR | PKT_RX_FDIR_ID; > > +mb->hash.fdir.hi =3D rte_le_to_cpu_32(desc->flow_id); > > +} > > + > > +#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > +stat_err =3D rte_le_to_cpu_16(desc->status_error0); > > +if (likely(stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S))) { > > +mb->ol_flags |=3D PKT_RX_RSS_HASH; > > +mb->hash.rss =3D rte_le_to_cpu_32(desc->rss_hash); > > +} > > +#endif > > +} > > + > > +static inline void > > +ice_rxd_to_pkt_fields_by_comms_aux_v1(struct ice_rx_queue *rxq, > > + struct rte_mbuf *mb, > > + volatile union ice_rx_flex_desc *rxdp) { > > +volatile struct ice_32b_rx_flex_desc_comms *desc =3D > > +(volatile struct ice_32b_rx_flex_desc_comms *)rxdp; > > +uint16_t stat_err; > > + > > +stat_err =3D rte_le_to_cpu_16(desc->status_error0); > > +if (likely(stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S))) { > > +mb->ol_flags |=3D PKT_RX_RSS_HASH; > > +mb->hash.rss =3D rte_le_to_cpu_32(desc->rss_hash); > > +} > > + > > +#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > +if (desc->flow_id !=3D 0xFFFFFFFF) { > > +mb->ol_flags |=3D PKT_RX_FDIR | PKT_RX_FDIR_ID; > > +mb->hash.fdir.hi =3D rte_le_to_cpu_32(desc->flow_id); > > +} > > + > > +if (rxq->xtr_ol_flag) { > > +uint32_t metadata =3D 0; > > + > > +stat_err =3D rte_le_to_cpu_16(desc->status_error1); > > + > > +if (stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS1_XTRMD4_VALID_S)) > > +metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux0); > > + > > +if (stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS1_XTRMD5_VALID_S)) > > +metadata |=3D > > +rte_le_to_cpu_16(desc->flex_ts.flex.aux1) > > << 16; > > + > > +if (metadata) { > > +mb->ol_flags |=3D rxq->xtr_ol_flag; > > + > > +*RTE_NET_ICE_DYNF_PROTO_XTR_METADATA(mb) > > =3D metadata; > > +} > > +} > > +#endif > > +} > > + > > +static inline void > > +ice_rxd_to_pkt_fields_by_comms_aux_v2(struct ice_rx_queue *rxq, > > + struct rte_mbuf *mb, > > + volatile union ice_rx_flex_desc *rxdp) { > > +volatile struct ice_32b_rx_flex_desc_comms *desc =3D > > +(volatile struct ice_32b_rx_flex_desc_comms *)rxdp; > > +uint16_t stat_err; > > + > > +stat_err =3D rte_le_to_cpu_16(desc->status_error0); > > +if (likely(stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S))) { > > +mb->ol_flags |=3D PKT_RX_RSS_HASH; > > +mb->hash.rss =3D rte_le_to_cpu_32(desc->rss_hash); > > +} > > + > > +#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > +if (desc->flow_id !=3D 0xFFFFFFFF) { > > +mb->ol_flags |=3D PKT_RX_FDIR | PKT_RX_FDIR_ID; > > +mb->hash.fdir.hi =3D rte_le_to_cpu_32(desc->flow_id); > > +} > > + > > +if (rxq->xtr_ol_flag) { > > +uint32_t metadata =3D 0; > > + > > +if (desc->flex_ts.flex.aux0 !=3D 0xFFFF) > > +metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux0); > > +else if (desc->flex_ts.flex.aux1 !=3D 0xFFFF) > > +metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux1); >=20 > So you mean the ICE_RX_FLEX_DESC_STATUS1_XTRMD4_VALID_S and ICE_RX_FLEX_D= ESC_STATUS1_XTRMD5_VALID_S > could not use to identify the IPv4 hdr offset and IPv6 hdr offset here in= rxdid # 25? > And if yes they can and they will not set at the same time, is that separ= ate this v2 from v1 necessary? >=20 > > + > > +if (metadata) { > > +mb->ol_flags |=3D rxq->xtr_ol_flag; > > + > > +*RTE_NET_ICE_DYNF_PROTO_XTR_METADATA(mb) > > =3D metadata; > > +} > > +} > > +#endif > > +} > > + > > +static void > > +ice_select_rxd_to_pkt_fields_handler(struct ice_rx_queue *rxq, uint32_= t > > +rxdid) { > > +switch (rxdid) { > > +case ICE_RXDID_COMMS_AUX_VLAN: > > +rxq->xtr_ol_flag =3D > > rte_net_ice_dynflag_proto_xtr_vlan_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v1; > > +break; > > + > > +case ICE_RXDID_COMMS_AUX_IPV4: > > +rxq->xtr_ol_flag =3D > > rte_net_ice_dynflag_proto_xtr_ipv4_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v1; > > +break; > > + > > +case ICE_RXDID_COMMS_AUX_IPV6: > > +rxq->xtr_ol_flag =3D > > rte_net_ice_dynflag_proto_xtr_ipv6_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v1; > > +break; > > + > > +case ICE_RXDID_COMMS_AUX_IPV6_FLOW: > > +rxq->xtr_ol_flag =3D > > rte_net_ice_dynflag_proto_xtr_ipv6_flow_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v1; > > +break; > > + > > +case ICE_RXDID_COMMS_AUX_TCP: > > +rxq->xtr_ol_flag =3D rte_net_ice_dynflag_proto_xtr_tcp_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v1; > > +break; > > + > > +case ICE_RXDID_COMMS_AUX_IP_OFFSET: > > +rxq->xtr_ol_flag =3D > > rte_net_ice_dynflag_proto_xtr_ip_offset_mask; > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_aux_v2; > > +break; > > + > > +case ICE_RXDID_COMMS_OVS: > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_ovs; > > +break; > > + > > +default: > > +/* update this according to the RXDID for PROTO_XTR_NONE > > */ > > +rxq->rxd_to_pkt_fields =3D > > ice_rxd_to_pkt_fields_by_comms_ovs; > > +break; > > +} > > + > > +if (!rte_net_ice_dynf_proto_xtr_metadata_avail()) > > +rxq->xtr_ol_flag =3D 0; > > +} > > + > > static enum ice_status > > ice_program_hw_rx_queue(struct ice_rx_queue *rxq) { @@ -158,6 +277,8 > > @@ ice_program_hw_rx_queue(struct ice_rx_queue *rxq) > > return -EINVAL; > > } > > > > +ice_select_rxd_to_pkt_fields_handler(rxq, rxdid); > > + > > /* Enable Flexible Descriptors in the queue context which > > * allows this driver to select a specific receive descriptor format > > */ > > @@ -1338,74 +1459,6 @@ ice_rxd_to_vlan_tci(struct rte_mbuf *mb, volatil= e > > union ice_rx_flex_desc *rxdp) > > mb->vlan_tci, mb->vlan_tci_outer); } > > > > -#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > -#define ICE_RX_PROTO_XTR_VALID \ > > -((1 << ICE_RX_FLEX_DESC_STATUS1_XTRMD4_VALID_S) | \ > > - (1 << ICE_RX_FLEX_DESC_STATUS1_XTRMD5_VALID_S)) > > - > > -static void > > -ice_rxd_to_proto_xtr(struct rte_mbuf *mb, > > - volatile struct ice_32b_rx_flex_desc_comms_ovs *desc) > > -{ > > -uint16_t stat_err =3D rte_le_to_cpu_16(desc->status_error1); > > -uint32_t metadata =3D 0; > > -uint64_t ol_flag; > > -bool chk_valid; > > - > > -ol_flag =3D ice_rxdid_to_proto_xtr_ol_flag(desc->rxdid, &chk_valid); > > -if (unlikely(!ol_flag)) > > -return; > > - > > -if (chk_valid) { > > -if (stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS1_XTRMD4_VALID_S)) > > -metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux0); > > - > > -if (stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS1_XTRMD5_VALID_S)) > > -metadata |=3D > > -rte_le_to_cpu_16(desc->flex_ts.flex.aux1) > > << 16; > > -} else { > > -if (rte_le_to_cpu_16(desc->flex_ts.flex.aux0) !=3D 0xFFFF) > > -metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux0); > > -else if (rte_le_to_cpu_16(desc->flex_ts.flex.aux1) !=3D 0xFFFF) > > -metadata =3D rte_le_to_cpu_16(desc- > > >flex_ts.flex.aux1); > > -} > > - > > -if (!metadata) > > -return; > > - > > -mb->ol_flags |=3D ol_flag; > > - > > -*RTE_NET_ICE_DYNF_PROTO_XTR_METADATA(mb) =3D metadata; > > -} > > -#endif > > - > > -static inline void > > -ice_rxd_to_pkt_fields(struct rte_mbuf *mb, > > - volatile union ice_rx_flex_desc *rxdp) > > -{ > > -volatile struct ice_32b_rx_flex_desc_comms_ovs *desc =3D > > -(volatile struct ice_32b_rx_flex_desc_comms_ovs > > *)rxdp; > > -#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > -uint16_t stat_err; > > - > > -stat_err =3D rte_le_to_cpu_16(desc->status_error0); > > -if (likely(stat_err & (1 << > > ICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S))) { > > -mb->ol_flags |=3D PKT_RX_RSS_HASH; > > -mb->hash.rss =3D rte_le_to_cpu_32(desc->rss_hash); > > -} > > -#endif > > - > > -if (desc->flow_id !=3D 0xFFFFFFFF) { > > -mb->ol_flags |=3D PKT_RX_FDIR | PKT_RX_FDIR_ID; > > -mb->hash.fdir.hi =3D rte_le_to_cpu_32(desc->flow_id); > > -} > > - > > -#ifndef RTE_LIBRTE_ICE_16BYTE_RX_DESC > > -if (unlikely(rte_net_ice_dynf_proto_xtr_metadata_avail())) > > -ice_rxd_to_proto_xtr(mb, desc); > > -#endif > > -} > > - > > #define ICE_LOOK_AHEAD 8 > > #if (ICE_LOOK_AHEAD !=3D 8) > > #error "PMD ICE: ICE_LOOK_AHEAD must be 8\n" > > @@ -1463,7 +1516,7 @@ ice_rx_scan_hw_ring(struct ice_rx_queue *rxq) > > mb->packet_type =3D > > ptype_tbl[ICE_RX_FLEX_DESC_PTYPE_M & > > > > rte_le_to_cpu_16(rxdp[j].wb.ptype_flex_flags0)]; > > ice_rxd_to_vlan_tci(mb, &rxdp[j]); > > -ice_rxd_to_pkt_fields(mb, &rxdp[j]); > > +rxq->rxd_to_pkt_fields(rxq, mb, &rxdp[j]); > > > > mb->ol_flags |=3D pkt_flags; > > } > > @@ -1760,7 +1813,7 @@ ice_recv_scattered_pkts(void *rx_queue, > > first_seg->packet_type =3D > > ptype_tbl[ICE_RX_FLEX_DESC_PTYPE_M & > > rte_le_to_cpu_16(rxd.wb.ptype_flex_flags0)]; > > ice_rxd_to_vlan_tci(first_seg, &rxd); > > -ice_rxd_to_pkt_fields(first_seg, &rxd); > > +rxq->rxd_to_pkt_fields(rxq, first_seg, &rxd); > > pkt_flags =3D ice_rxd_error_to_pkt_flags(rx_stat_err0); > > first_seg->ol_flags |=3D pkt_flags; > > /* Prefetch data of first segment, if configured to do so. */ > > @@ -2160,7 +2213,7 @@ ice_recv_pkts(void *rx_queue, > > rxm->packet_type =3D > > ptype_tbl[ICE_RX_FLEX_DESC_PTYPE_M & > > rte_le_to_cpu_16(rxd.wb.ptype_flex_flags0)]; > > ice_rxd_to_vlan_tci(rxm, &rxd); > > -ice_rxd_to_pkt_fields(rxm, &rxd); > > +rxq->rxd_to_pkt_fields(rxq, rxm, &rxd); > > pkt_flags =3D ice_rxd_error_to_pkt_flags(rx_stat_err0); > > rxm->ol_flags |=3D pkt_flags; > > /* copy old mbuf to rx_pkts */ > > diff --git a/drivers/net/ice/ice_rxtx.h b/drivers/net/ice/ice_rxtx.h in= dex > > 9fa57b3b2..de2291788 100644 > > --- a/drivers/net/ice/ice_rxtx.h > > +++ b/drivers/net/ice/ice_rxtx.h > > @@ -42,6 +42,9 @@ > > > > typedef void (*ice_rx_release_mbufs_t)(struct ice_rx_queue *rxq); > > typedef void (*ice_tx_release_mbufs_t)(struct ice_tx_queue *txq); > > +typedef void (*ice_rxd_to_pkt_fields_t)(struct ice_rx_queue *rxq, > > +struct rte_mbuf *mb, > > +volatile union ice_rx_flex_desc > > *rxdp); > > > > struct ice_rx_entry { > > struct rte_mbuf *mbuf; > > @@ -82,6 +85,8 @@ struct ice_rx_queue { > > bool q_set; /* indicate if rx queue has been configured */ > > bool rx_deferred_start; /* don't start this queue in dev start */ > > uint8_t proto_xtr; /* Protocol extraction from flexible descriptor */ > > +uint64_t xtr_ol_flag; /* Protocol extraction offload flag */ > > +ice_rxd_to_pkt_fields_t rxd_to_pkt_fields; >=20 > If create a function pointer here in .h, it is better add some doc. >=20 > > ice_rx_release_mbufs_t rx_rel_mbufs; > > }; > > > > -- > > 2.28.0 >=20