From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id F1F2D43E06; Fri, 5 Apr 2024 03:23:05 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9169540284; Fri, 5 Apr 2024 03:23:05 +0200 (CEST) Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.16]) by mails.dpdk.org (Postfix) with ESMTP id 297C94027E for ; Fri, 5 Apr 2024 03:23:03 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1712280184; x=1743816184; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=tXo1NEm/+sp4CDczUjFDFUYpARJDVIhztxhIGVDDEUE=; b=Vbt0xs0iNGTrsUt0aGibm+HZs33HSoDzjY7goWvEQXuxWwngKeFoI5ES uGKERgFE9IN7SUTbOJO8J80G9wmxJSRAOi24O0ZaVru21WUAJ/xlEnvY1 TJbzbVGIUpX3CGXWhOmpuLNkeAHb6AQ/IQywGOwp8B3rflLWmAQiKYlPt MUHDlcYOzxmNsOeEtHiuGhrsDa1BucsB1ziCl9ysbMRdsweb4JYh8Sn5I y4vnBRdkJ/zwgbVBZQR485i8DmUvKI/KozJQ3nEY6EdWuC3tbXf6LC/Nv QkiWzTDmj4XU1C6yKKUrPWiUJgFW8f0iaCHEPgedpq0Tgs5e1BQih208Y A==; X-CSE-ConnectionGUID: K9wDr+GCTh6gMyjvQ8hZyg== X-CSE-MsgGUID: CKAw2GVbSaKM5AXLfzS7sg== X-IronPort-AV: E=McAfee;i="6600,9927,11034"; a="8177159" X-IronPort-AV: E=Sophos;i="6.07,180,1708416000"; d="scan'208";a="8177159" Received: from orviesa008.jf.intel.com ([10.64.159.148]) by fmvoesa110.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 04 Apr 2024 18:23:02 -0700 X-CSE-ConnectionGUID: 92NZu6kySnKmDsTPy0Ziuw== X-CSE-MsgGUID: ULz1CeZ2Q52mFdLzK8hcxw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,180,1708416000"; d="scan'208";a="19566168" Received: from fmsmsx603.amr.corp.intel.com ([10.18.126.83]) by orviesa008.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 04 Apr 2024 18:23:02 -0700 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 4 Apr 2024 18:23:01 -0700 Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Thu, 4 Apr 2024 18:23:01 -0700 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.100) by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Thu, 4 Apr 2024 18:23:01 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=m6CVTYktrocQv5bonGCUXBKBzPnNy2GMQ0RfMRPb823cHCrZc/AHbyxh+XzcAsLa5dc+grrV680z2ruuKAhkRIy6F2edd+zQRIbGT5WI87cyha5hoi+f1EOpmp0VLAWU8xblcv4wL/6uoS1YpXgzbm4X1QlAV6D4sUpKJq9FYsNnnMmWUmtc7D1Vk9BbIZZjk7rvUiXAQ3OCxFvMAh8GpQ6X1dnjFLO7aYNAG+I0kI5JazMOpZSJl/uUfHFG2enw9NkoulwhUO0pfxB/6i6FqzU9AJDprOoOBzWuhWJ34LVGfCk4SD2ZxNCdCWoQRJS3NBO1h3FAUi+9cg/TsRq08Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Bnotm3PuB4RLzk+aM9igXmjyeXyk8+ahxXrcUgo6/8I=; b=UP4UzvUS2nyKRX4G3G7nMVEEWOki2Fz0lGL2ALUrs1QZH0+dEqaAv0KDZW1xpWS7MwRJEDRgnZvZHLXtauiTkFW6LgLCmZzHnnHfaVnB4jrcH5Hsia2iqHBypx2kAFcAqvXL9kxGy3CGqdFdYxP8mu4KZQqoC4m0mAFFCHvONtF0xKKiSp2tZgxgpLGxoOJawDPxHpldBryCSK8sMzRKyUmkSrWIEFNh2SN0uOFB/zXOwmQ4yC48hLMGGIiFJMdVxiK1sIeDe4h5tMj3Nex6rxLJie8PCBYCEtuA19bL2KRhFC+bpwN2QzU4HwTbYhdb38u0SVnvTOtv2s4Z4vc4BA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from BY5PR11MB4451.namprd11.prod.outlook.com (2603:10b6:a03:1cb::30) by SA3PR11MB8119.namprd11.prod.outlook.com (2603:10b6:806:2f2::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7409.32; Fri, 5 Apr 2024 01:22:59 +0000 Received: from BY5PR11MB4451.namprd11.prod.outlook.com ([fe80::49d9:bd88:4a13:199b]) by BY5PR11MB4451.namprd11.prod.outlook.com ([fe80::49d9:bd88:4a13:199b%6]) with mapi id 15.20.7452.019; Fri, 5 Apr 2024 01:22:59 +0000 From: "Chautru, Nicolas" To: Stephen Hemminger , "dev@dpdk.org" CC: Gagandeep Singh , Hemant Agrawal Subject: RE: [PATCH v3 17/30] baseband: replace use of fixed size rte_memcpy Thread-Topic: [PATCH v3 17/30] baseband: replace use of fixed size rte_memcpy Thread-Index: AQHahUiYzUbXlOgj80uT8AhnGmvcK7FY5LNg Date: Fri, 5 Apr 2024 01:22:59 +0000 Message-ID: References: <20240229225936.483472-1-stephen@networkplumber.org> <20240402215502.278838-1-stephen@networkplumber.org> <20240402215502.278838-18-stephen@networkplumber.org> In-Reply-To: <20240402215502.278838-18-stephen@networkplumber.org> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: BY5PR11MB4451:EE_|SA3PR11MB8119:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: hvowi7PQp4qIqNyqKoX05p/Uta/xaOd8fZ4gObJxXHc+Jj3V+pGwczgo/K5ON+RpELPJSatTMY6fUdD4uRj2OdxRdU887EZ4NN0MPRQlFx1XNaDM+IsGX5ntb8Tyo86YMZfuQy+dSyq+1ez6Roqbdc9dJ8yBE+n1L1PSPZ5ZugJCo6FUduRR4ILUS0Ay+nEQtnuJRfxwwAYlD2+PkF336ZbeDMqj8CaGjzKaNJMQlgmUma50B+/9wFovd/nHHJSWVJDilmD7vyhTfBpcAm740r+k8HbX/+Zua7/Wo2TsQdUbdOrmJLEzegRcgd6wqfStzcMZRWunesAESE9OLG+82ahgFtINx7UKTd1o3mjlcLzMJMlH461iEeNewFjyTGpfIeLrmzOp4mIa5NnA3/PW+OgXqVyNtdZ1JMLOOXX82Aw5BZ8TNc/h6MEy2VEmtqjwY3R2/QbJIRZVCFbKRWUP6d66JcswjQdldv9F9xDM+9F9provzONhqnrDoXKv5zccbjuvbwN29L/Znlrst4xiF94RfSW1CvZygZQKWF6d9cqp6BT9e+6Y+Fd1XLxzZfctLUWBod8f5KXjyW49URmzcgs/eIDYdJdFdRut5uvlDSgGE7DEkPzL4YQ3fsQVAckw3kIfQWdcDESdAEXLmiBElg== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BY5PR11MB4451.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(376005)(1800799015)(366007); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?qMuNEZqNJ+ITsQMDkBDGc1KeG1DR3VAL0+sXMIAHq6OnINFLMSfRRM6U8J93?= =?us-ascii?Q?WSZEDeqQlSYQzENs67eV+UxBjt9XVY3xuZgvZGcHIC9/Q0SoZ5i1BdvYvmPf?= =?us-ascii?Q?uIw1dm9Jq78OUatQrfwvUqnlhKTFT51kp3CEyk3SGtvT46H+8fojSM2HX/jt?= =?us-ascii?Q?KxkoE5wC0xwTr5ivoZ0pAv7NdG+NHkb6S2w/f5GNWlsE+fgNQRv43PPR6a6R?= =?us-ascii?Q?6DamthRKrYjdt/G2q+wVATnA/upYIeo0jF2WWMGi7DSCtAz9/BqvL+nCayVp?= =?us-ascii?Q?k3dwZUvshpqax8ZHSBLgpTn70F/5d8wtrijUfBiu5tPfnbiJsJXei5UwllyD?= =?us-ascii?Q?xbXYtQNqGEpLrNDC8x0DxjjMADRqEsiN05HEOsjCGndg6e2GOW/1xaJkpd6r?= =?us-ascii?Q?skBfeZ+vInPRnLUTgNDNcfq7Knw8Moj9X7HnFc/fgvg73d8GBgKXNCb5il3i?= =?us-ascii?Q?RKO4UyDzokilS5jxr1BdRZEE2T2wQudwWqi11q8hPaY67gzvWbw/DE/d2sta?= =?us-ascii?Q?MguptoLO5S/fqS82lFOrVTWkUHIDFcCWSW9stprNC2xUN0oZNMJrM//RRQOi?= =?us-ascii?Q?7OADe/vNO5n4rwAe7wO6RqksOHZGcGxzUeynB/jahAcm9aqijf3ZZHdN6cZR?= =?us-ascii?Q?tE1CBoSInxVQ9cqg/IqiEwbSbeoRLA4Da594doi1h3sWcN93LtBqo475XliF?= =?us-ascii?Q?88SyUHXRE7WbWMd3dIWY5mNAxgLTviSGUu/EPdNOT9gLv4qs7h1JXgTK4sBV?= =?us-ascii?Q?cI9nteJElsUAQcGaAAFKnBnuut4vWU8/HWf8IQpoLwi1K8vI2WS1QfDrdIHM?= =?us-ascii?Q?LgQzZtJe2fhca1BklEnXZxy6tsctmSMLTmgLk8ICXbKZ0yw1RRP8Xj+328IU?= =?us-ascii?Q?Q1HiDV6pEryOskSznlIny/2rioHBlW92eArqDsMxFFaIbWnFU136tEgvqUhs?= =?us-ascii?Q?tzZd5d48T9F0W5CGsuY15seQRrPtsadUenxo+nhixhOmzxoOyYkEFnxo+rGw?= =?us-ascii?Q?m0EafOlBruVOx9cEQELzHNe9Mk89ZLW4AAf1SG1nHNSCGngWGMUfbEDqHzxb?= =?us-ascii?Q?Z4wXI2tk/53XVpSgCEWOlzb0wB9ViJipkk520q0M6tv9IFaWFGlq9/ocuJca?= =?us-ascii?Q?HIUaQAFTS+ELZpmIvc8RX507isOlwKgSxvYJuvCm4w0TNt0GBcXFyNeJjp2J?= =?us-ascii?Q?lkhiLF1D6B5Cm5C7+V6sLy/7a6n0xcqdFhRyi8DDSnNJwU1HNTBwg70CvuY7?= =?us-ascii?Q?uuWFiQXc7ukST9GH13itnwKnmLgmduWxXI47awkCKSGBzswOpIW4oZGN+vIJ?= =?us-ascii?Q?F2oGFFHshdAjR7f+KFPW3ZzS/hOdzvlT5vPI6tE14f903nitpLhc882JnDKd?= =?us-ascii?Q?lzzsX/7OpIASHSdUATR3lY7HFCHZCLl5RId/LLbgB503xGSenSJFAKKhNH5+?= =?us-ascii?Q?lxvMembp0GkhduajkuzZCQS5rRS8+WNwBtHZHpjQOK9vi60tJv+gZ8iMUYYH?= =?us-ascii?Q?xFm7Cd+aHZ+dDSkmN3Ms5KqhlFlHGbMSf7TAUWJiA/4jpdU0ETIREYX1Qxqv?= =?us-ascii?Q?Iqmo7+qf6hZO0POEkd6YVVP+4hYn6EozxuTLAiXj?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BY5PR11MB4451.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5aa14869-d222-4342-c386-08dc550eee67 X-MS-Exchange-CrossTenant-originalarrivaltime: 05 Apr 2024 01:22:59.7158 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: gjxRDahVTnHDAiwHTkAzuYlxLqyrwu38w3yj7JbrhkuW8Ddva7RriQna20Cn/deyaS+/cuvVxQIY9oEyBKkj1y2vLWTjWqn6V79hrkvRKZs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR11MB8119 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Hi Stephen,=20 Your script is causing some odd line split which are not required I believe= . Also doing mix of space and tabs.=20 - rte_memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, ACC_FCW_LD_BLEN); + memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, + ACC_FCW_LD_BLEN); > -----Original Message----- > From: Stephen Hemminger > Sent: Tuesday, April 2, 2024 2:51 PM > To: dev@dpdk.org > Cc: Stephen Hemminger ; Chautru, Nicolas > ; Gagandeep Singh ; Hemant > Agrawal > Subject: [PATCH v3 17/30] baseband: replace use of fixed size rte_memcpy >=20 > Automatically generated by devtools/cocci/rte_memcpy.cocci >=20 > Signed-off-by: Stephen Hemminger > --- > drivers/baseband/acc/rte_acc100_pmd.c | 17 ++++++++--------- > drivers/baseband/acc/rte_vrb_pmd.c | 21 ++++++++++----------- > drivers/baseband/la12xx/bbdev_la12xx.c | 4 ++-- > 3 files changed, 20 insertions(+), 22 deletions(-) >=20 > diff --git a/drivers/baseband/acc/rte_acc100_pmd.c > b/drivers/baseband/acc/rte_acc100_pmd.c > index 4f666e514b..6a6212f3de 100644 > --- a/drivers/baseband/acc/rte_acc100_pmd.c > +++ b/drivers/baseband/acc/rte_acc100_pmd.c > @@ -2975,15 +2975,13 @@ enqueue_ldpc_dec_one_op_cb(struct acc_queue > *q, struct rte_bbdev_dec_op *op, > uint8_t *prev_ptr =3D (uint8_t *) prev_desc; > uint8_t *new_ptr =3D (uint8_t *) desc; > /* Copy first 4 words and BDESCs */ > - rte_memcpy(new_ptr, prev_ptr, ACC_5GUL_SIZE_0); > - rte_memcpy(new_ptr + ACC_5GUL_OFFSET_0, > - prev_ptr + ACC_5GUL_OFFSET_0, > - ACC_5GUL_SIZE_1); > + memcpy(new_ptr, prev_ptr, ACC_5GUL_SIZE_0); > + memcpy(new_ptr + ACC_5GUL_OFFSET_0, > + prev_ptr + ACC_5GUL_OFFSET_0, ACC_5GUL_SIZE_1); > desc->req.op_addr =3D prev_desc->req.op_addr; > /* Copy FCW */ > - rte_memcpy(new_ptr + ACC_DESC_FCW_OFFSET, > - prev_ptr + ACC_DESC_FCW_OFFSET, > - ACC_FCW_LD_BLEN); > + memcpy(new_ptr + ACC_DESC_FCW_OFFSET, > + prev_ptr + ACC_DESC_FCW_OFFSET, ACC_FCW_LD_BLEN); > acc100_dma_desc_ld_update(op, &desc->req, input, > h_output, > &in_offset, &h_out_offset, > &h_out_length, harq_layout); > @@ -3130,7 +3128,8 @@ enqueue_ldpc_dec_one_op_tb(struct acc_queue > *q, struct rte_bbdev_dec_op *op, > desc =3D acc_desc(q, total_enqueued_cbs); > desc->req.data_ptrs[0].address =3D q->ring_addr_iova + > fcw_offset; > desc->req.data_ptrs[0].blen =3D ACC_FCW_LD_BLEN; > - rte_memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, > ACC_FCW_LD_BLEN); > + memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, > + ACC_FCW_LD_BLEN); > ret =3D acc100_dma_desc_ld_fill(op, &desc->req, &input, > h_output, &in_offset, &h_out_offset, > &h_out_length, > @@ -4430,7 +4429,7 @@ acc100_configure(const char *dev_name, struct > rte_acc_conf *conf) > struct acc_device *d =3D bbdev->data->dev_private; >=20 > /* Store configuration */ > - rte_memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); > + memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); >=20 > value =3D acc_reg_read(d, HwPfPcieGpexBridgeControl); > bool firstCfg =3D (value !=3D ACC100_CFG_PCI_BRIDGE); diff --git > a/drivers/baseband/acc/rte_vrb_pmd.c > b/drivers/baseband/acc/rte_vrb_pmd.c > index 88b1104fab..3e5376a12e 100644 > --- a/drivers/baseband/acc/rte_vrb_pmd.c > +++ b/drivers/baseband/acc/rte_vrb_pmd.c > @@ -2450,15 +2450,13 @@ vrb_enqueue_ldpc_dec_one_op_cb(struct > acc_queue *q, struct rte_bbdev_dec_op *op, > uint8_t *prev_ptr =3D (uint8_t *) prev_desc; > uint8_t *new_ptr =3D (uint8_t *) desc; > /* Copy first 4 words and BDESCs. */ > - rte_memcpy(new_ptr, prev_ptr, ACC_5GUL_SIZE_0); > - rte_memcpy(new_ptr + ACC_5GUL_OFFSET_0, > - prev_ptr + ACC_5GUL_OFFSET_0, > - ACC_5GUL_SIZE_1); > + memcpy(new_ptr, prev_ptr, ACC_5GUL_SIZE_0); > + memcpy(new_ptr + ACC_5GUL_OFFSET_0, > + prev_ptr + ACC_5GUL_OFFSET_0, ACC_5GUL_SIZE_1); > desc->req.op_addr =3D prev_desc->req.op_addr; > /* Copy FCW. */ > - rte_memcpy(new_ptr + ACC_DESC_FCW_OFFSET, > - prev_ptr + ACC_DESC_FCW_OFFSET, > - ACC_FCW_LD_BLEN); > + memcpy(new_ptr + ACC_DESC_FCW_OFFSET, > + prev_ptr + ACC_DESC_FCW_OFFSET, ACC_FCW_LD_BLEN); > vrb_dma_desc_ld_update(op, &desc->req, input, h_output, > &in_offset, &h_out_offset, > &h_out_length, harq_layout); > @@ -2566,7 +2564,8 @@ vrb_enqueue_ldpc_dec_one_op_tb(struct > acc_queue *q, struct rte_bbdev_dec_op *op, > fcw_offset =3D (desc_idx << 8) + ACC_DESC_FCW_OFFSET; > desc->req.data_ptrs[0].address =3D q->ring_addr_iova + > fcw_offset; > desc->req.data_ptrs[0].blen =3D ACC_FCW_LD_BLEN; > - rte_memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, > ACC_FCW_LD_BLEN); > + memcpy(&desc->req.fcw_ld, &desc_first->req.fcw_ld, > + ACC_FCW_LD_BLEN); > desc->req.fcw_ld.tb_trailer_size =3D (c - r - 1) * trail_len; > ret =3D vrb_dma_desc_ld_fill(op, &desc->req, &input, > h_output, &in_offset, &h_out_offset, @@ - > 3991,7 +3990,7 @@ enqueue_mldts_split_op(struct acc_queue *q, struct > rte_bbdev_mldts_op *op, > if (symb =3D=3D 0) > desc->req.cbs_in_tb =3D num_syms; > else > - rte_memcpy(&desc->req.fcw_mldts, fcw, > ACC_FCW_MLDTS_BLEN); > + memcpy(&desc->req.fcw_mldts, fcw, > ACC_FCW_MLDTS_BLEN); > desc->req.data_ptrs[1].address =3D > rte_pktmbuf_iova_offset(input_q, in_offset); > desc->req.data_ptrs[1].blen =3D q_size; > in_offset +=3D q_size; > @@ -4337,7 +4336,7 @@ vrb1_configure(const char *dev_name, struct > rte_acc_conf *conf) > struct acc_device *d =3D bbdev->data->dev_private; >=20 > /* Store configuration. */ > - rte_memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); > + memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); >=20 > /* Check we are already out of PG. */ > status =3D acc_reg_read(d, VRB1_PfHiSectionPowerGatingAck); @@ - > 4744,7 +4743,7 @@ vrb2_configure(const char *dev_name, struct > rte_acc_conf *conf) > struct acc_device *d =3D bbdev->data->dev_private; >=20 > /* Store configuration. */ > - rte_memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); > + memcpy(&d->acc_conf, conf, sizeof(d->acc_conf)); >=20 > /* Explicitly releasing AXI as this may be stopped after PF FLR/BME. */ > address =3D VRB2_PfDmaAxiControl; > diff --git a/drivers/baseband/la12xx/bbdev_la12xx.c > b/drivers/baseband/la12xx/bbdev_la12xx.c > index bb754a5395..23e2fdb811 100644 > --- a/drivers/baseband/la12xx/bbdev_la12xx.c > +++ b/drivers/baseband/la12xx/bbdev_la12xx.c > @@ -597,8 +597,8 @@ dequeue_single_op(struct bbdev_la12xx_q_priv > *q_priv, void *dst) >=20 > op =3D q_priv->bbdev_op[ci]; >=20 > - rte_memcpy(dst, q_priv->msg_ch_vaddr[ci], > - sizeof(struct bbdev_ipc_enqueue_op)); > + memcpy(dst, q_priv->msg_ch_vaddr[ci], > + sizeof(struct bbdev_ipc_enqueue_op)); >=20 > /* Move Consumer Index forward */ > ci++; > -- > 2.43.0