From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
	by inbox.dpdk.org (Postfix) with ESMTP id 3407CA00C3;
	Wed, 21 Sep 2022 22:54:06 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
	by mails.dpdk.org (Postfix) with ESMTP id 23D3C410E8;
	Wed, 21 Sep 2022 22:54:06 +0200 (CEST)
Received: from mga03.intel.com (mga03.intel.com [134.134.136.65])
 by mails.dpdk.org (Postfix) with ESMTP id D5C224067C
 for <dev@dpdk.org>; Wed, 21 Sep 2022 22:54:03 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1663793644; x=1695329644;
 h=from:to:cc:subject:date:message-id:references:
 in-reply-to:content-transfer-encoding:mime-version;
 bh=+783QKsbwR+M00gG8hQdhoCJf/7BcAH25iivE6pqGiI=;
 b=buO3Sj2ROUdoWE7lb1cULc4kvyM0MzKuTJtqJ9LHZSMQcCJSGQnwUCfW
 uJsYbSWF3t43lz/UjVqPy+tvXTlhIfPlOWd6EMldu0iLI5g/XjvR9mi1s
 PusZ8zjm7c/T8M6c1T56JGQjK1tbO7YhNvPjx5yzzSIU+rRrBLW/SMb2b
 GzTA5XftiherZSg1Q2zLz7LysQy+1Plu5yoesSWAlqiJ3nYzHORDtMdBY
 NvE9ItmPT53G7QKTZin3Gwdnm3wdByb/GMugbrCt2kf/FEiRHhMBNRD1l
 ktUQCNMfGSZxEtHE4pfGMkvE6wbzR4tTGplGreDW+1jnyaKcJHCrSHj3c g==;
X-IronPort-AV: E=McAfee;i="6500,9779,10477"; a="301526583"
X-IronPort-AV: E=Sophos;i="5.93,334,1654585200"; d="scan'208";a="301526583"
Received: from fmsmga005.fm.intel.com ([10.253.24.32])
 by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 21 Sep 2022 13:54:02 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.93,334,1654585200"; d="scan'208";a="948319850"
Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82])
 by fmsmga005.fm.intel.com with ESMTP; 21 Sep 2022 13:54:02 -0700
Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by
 fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.2375.31; Wed, 21 Sep 2022 13:54:02 -0700
Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by
 fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.2375.31; Wed, 21 Sep 2022 13:54:01 -0700
Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by
 fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.2375.31 via Frontend Transport; Wed, 21 Sep 2022 13:54:01 -0700
Received: from NAM11-BN8-obe.outbound.protection.outlook.com (104.47.58.169)
 by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.1.2375.31; Wed, 21 Sep 2022 13:54:01 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=S6FpKLXfO1w0GxwYgMBVUrQmfk9KN+Jdb8XIlqUWEQWq+yuPL4nEP5Viw5Op5bFy6D4T6J33z1wttfS6CfhQeDk0nh0K0vJ0QR4chyfZqAzBC13mlZ+ORHQuAlXnKfxvEgl9GxE7koEr5HiLLfX89TLlsj2RyMJGLFl9ZJBS05TD54zuGw9Fo974uyNAGR/JEeK3k09s1ARwwiNiUmkh29z4bBwxtEu7UIeSXrT5cbZZ7sL3yeoS6/i2CamPJPfJnQczownTcmXbfE5dFV2Lwh7W3IMXuMeQOqTHbgygBqwHaBmQf1iIn29drRetxvDixJ6PSOQbpP/AvwRCNQgyAg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=HXbLHM4ad260PZQQxorQnKLkn3duxHdoi9bPfdLJBTw=;
 b=RQWk2aIeG9zf57JDB8VKuBRg2IK9vbr/NgRDgPVBjV1OwQhecgvPngRur5kWMEuAeTnlv61PKXUrBcaRjPKWv6bSe+9umrN5T5UREiFyf2WzIdzEblBk/MCjpDahTzYxVFzIiqEwRBJX0n2ZxImMmZury0PQZHtI0fmixlx3orXFfV4eBus0ZqruMbLv/q4Rv3+1y1ncTRwhWhxPo+27K4ndMJnuy5xKGjxpbENC6JQY6Ci1MgP8KOWSf5hIdNccbnN317Dk2mv0ldltetkKpsngNfHRHkNGxSHWxShysnG7TnoBQT2bLU1Yqi2QIBi326urkXH0M0H6cdzj+H0Veg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com;
 dkim=pass header.d=intel.com; arc=none
Received: from BY5PR11MB4451.namprd11.prod.outlook.com (2603:10b6:a03:1cb::30)
 by MW3PR11MB4618.namprd11.prod.outlook.com (2603:10b6:303:5f::9) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.17; Wed, 21 Sep
 2022 20:53:59 +0000
Received: from BY5PR11MB4451.namprd11.prod.outlook.com
 ([fe80::e6be:3feb:17fd:bdcf]) by BY5PR11MB4451.namprd11.prod.outlook.com
 ([fe80::e6be:3feb:17fd:bdcf%7]) with mapi id 15.20.5654.017; Wed, 21 Sep 2022
 20:53:59 +0000
From: "Chautru, Nicolas" <nicolas.chautru@intel.com>
To: Akhil Goyal <gakhil@marvell.com>, "dev@dpdk.org" <dev@dpdk.org>,
 "thomas@monjalon.net" <thomas@monjalon.net>, "hemant.agrawal@nxp.com"
 <hemant.agrawal@nxp.com>
CC: "maxime.coquelin@redhat.com" <maxime.coquelin@redhat.com>,
 "trix@redhat.com" <trix@redhat.com>, "mdr@ashroe.eu" <mdr@ashroe.eu>,
 "Richardson, Bruce" <bruce.richardson@intel.com>, "david.marchand@redhat.com"
 <david.marchand@redhat.com>, "stephen@networkplumber.org"
 <stephen@networkplumber.org>, "Zhang, Mingshan" <mingshan.zhang@intel.com>
Subject: RE: [EXT] [PATCH v7 4/7] drivers/baseband: update PMDs to expose
 queue per operation
Thread-Topic: [EXT] [PATCH v7 4/7] drivers/baseband: update PMDs to expose
 queue per operation
Thread-Index: AQHYu9UehxZiy6IeZUmgAif2vwLKEK3qYRCAgAAfwhA=
Date: Wed, 21 Sep 2022 20:53:59 +0000
Message-ID: <BY5PR11MB445155B080C4533E141647A3F84F9@BY5PR11MB4451.namprd11.prod.outlook.com>
References: <1655491040-183649-6-git-send-email-nicolas.chautru@intel.com>
 <1661796438-204861-1-git-send-email-nicolas.chautru@intel.com>
 <1661796438-204861-5-git-send-email-nicolas.chautru@intel.com>
 <CO6PR18MB448422D2993835DE0F17C5F1D84F9@CO6PR18MB4484.namprd18.prod.outlook.com>
In-Reply-To: <CO6PR18MB448422D2993835DE0F17C5F1D84F9@CO6PR18MB4484.namprd18.prod.outlook.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
dlp-product: dlpe-windows
dlp-reaction: no-action
dlp-version: 11.6.500.17
authentication-results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=intel.com;
x-ms-publictraffictype: Email
x-ms-traffictypediagnostic: BY5PR11MB4451:EE_|MW3PR11MB4618:EE_
x-ms-office365-filtering-correlation-id: cb2196f0-1d15-4a82-123c-08da9c136842
x-ms-exchange-senderadcheck: 1
x-ms-exchange-antispam-relay: 0
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: PqZRKQdUf/I2xCR9e/O3rm6ovhAVkn0FAv+XS9zIYRENuFFVuHvtLeewQAd/DRM4ulOoi0mM+VhpqvJYPKesj9XpAQgZXTfC2Ne/lEMlMaUOxJzLmHzF+OwIesii/4KtlGXsEFmA40p9XQUlTeBrw6mnNbD3gLVd/DOANru9i5bz7Pf02Ii+e15TKvAJxRTZQEcbNBylC4ixi2xsboBSbFVFUfihhvfrcJUY/QNaI3aSw7VHtp78Z/zTSK/Zo45hns7TAyNT/yJ/QAV++eD79fmln59tTI0bokLkifa1sKhH8NShFjzvjR2pxgVxpAMO7Pi4FWGyBiW4zONfWaWWpRnSokwVErTtwOLP3Pcu/TMcFZ/cKuS3/Cj6zfT5KUA7crSO5ve3ZVevaoTTEsozgYY+dDvEE3JAkF9BkX/z6oG9ycRdNrDON+MlMoONm6LgWRzk8ImSKJuUFnmP9S2iGON5HNhCKDq9m2Kdy6fpIml2TSTnu9uPKkCbh6NC7elfZMafRwCU7oHKl75hrtR7P2Bpw87grfJiUn6oVdPJJmTUq5Y9c8a44dQ3FxvBndH0M9xPH+cNcFeguIq7mHvA3y2JwzKai+CP3ERrtnJODjFw6UF0duMoYJMq83PCBV1nvns/ZTXeK6M+d+aEQRrlB0OfYkH90DPyc9hnkNPElJ0HPs/Tsly7+AxGAGOTCR+1FugwfqSiYQpwt/0UwlWVzTUf1xkGNXdeEfQY6TK88Z3fcbDUMEARD+DYiKpZl6vbo5mZwEUgYL3RjR/sMBMLcg==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:BY5PR11MB4451.namprd11.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230022)(376002)(39860400002)(366004)(346002)(136003)(396003)(451199015)(38100700002)(122000001)(66446008)(38070700005)(33656002)(2906002)(478600001)(71200400001)(8676002)(4326008)(8936002)(66946007)(66476007)(66556008)(64756008)(5660300002)(110136005)(76116006)(15650500001)(54906003)(52536014)(316002)(9686003)(26005)(55016003)(41300700001)(6506007)(7696005)(53546011)(83380400001)(107886003)(82960400001)(186003)(86362001)(66899012);
 DIR:OUT; SFP:1102; 
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?ukLQEwF0BSTlelBORf4yMsVi8J3Nnn53/FL5lrbBLbHW4qpT2BzG8Xmj3xPu?=
 =?us-ascii?Q?ZdgprOD3YvED29ZYwzVNJgMBiZqhTNEfDfemcfD4+mHbTEJpCfxumxjljvKe?=
 =?us-ascii?Q?kLFmLo62JpPA72wUwT2PlE2iQskK0Y9iCaFFiqrG8Q2xYeHFiUloo4IGnbLj?=
 =?us-ascii?Q?NCv6THipXv0KlQg9cO512CoWKYhP3aq4JzFQej87P0kbo2gye5guTxw3Fut+?=
 =?us-ascii?Q?87lHjdSi/DGeiSNFtpdScGoQER3H+A4ir8GqiLig8m9n39ViXoXgsIM48IR+?=
 =?us-ascii?Q?NoK6JdwEDf+WFgmgb5XIBvwAO0dVymDBB3PRJf1By6DM1NIggeWl+5YTx1zX?=
 =?us-ascii?Q?Cs3QBJ0aPtozM1Uc4XEIqb8EwGnDvw0IlqHO5tOaZwgfjpWXfJCmZOx+Fjgw?=
 =?us-ascii?Q?2jMiJpba4LJOdTN/oabKNjXo2VFocNccRTsm5dLF60bqo4KQVBN8KmrxCRCv?=
 =?us-ascii?Q?iAyU53LpERGNBJp03G+S8LoRq8UbLMGyL8qh4kF9GvzrJ6c3MXcJ7iD157jq?=
 =?us-ascii?Q?MZHv0+LNwVVW0rVz8wXi0plMnZTqh5USfY4/KV7Rjr3Gp+M6Gh5AoIlOeout?=
 =?us-ascii?Q?WAG3620F+XMRzWuajJmG4Lbf9bYPoKeOXEG0cKPsJ/kvpdRgKnTwaIVHg50I?=
 =?us-ascii?Q?kcEf1sX0KweoLeu87tEzJDBMs9gZ2YRO/W52/LLyz73m/hhCPuEthXcFTWUd?=
 =?us-ascii?Q?p0x15cnKmGl79CM8kzoJwpkaZDrBi5KD5Eahml2IaRPDM73GZtIbYuzcpn1B?=
 =?us-ascii?Q?VTa7Ijirxu0REC6/KJC9Q9HriZhYnkko6GteVztJBn7AmIx5Jl0KYLDsAOFQ?=
 =?us-ascii?Q?mXjHWy1FunSf4MUnzaKuqjkVQR4FqhS2Ww+fJPxsgfYiLDQt4Hv7IcE9RfO+?=
 =?us-ascii?Q?lpE+Av9WHVXcyqJQzX6kO9tAw3RwyxSP6MkxWC36G4vFjSdgjxJyJgj2E2HQ?=
 =?us-ascii?Q?OoAbPY7J7lzSHVGy9QCU3eVoxSQpP0yVjm2I84c0MqkRH13QKkGeQ5STQVhH?=
 =?us-ascii?Q?OkzCyH+8a+V4WniIOdzjoaIDJUtWAzJ3BhI2uL2BoL7oUvnM4cVMMCqEGHNX?=
 =?us-ascii?Q?P5v/wglHJrIwyr6MbjqBcrT4fGC1V9qgZKjz/DtfiUJXhvy7JEleNUGdwgzQ?=
 =?us-ascii?Q?squSk7pQIpjHS+J/xC6IxKLo5Aa3U6hiD4MX9UxAzLckcIUlWmZp1nA4+Hhm?=
 =?us-ascii?Q?oh4PzQqVFuoJVEGRTa3E22tB9qIranRPszkQ1Zb7pfIbuYOz97df8AkUPOm6?=
 =?us-ascii?Q?xJtqOCLTrQFqI8sFxgKrAIPGtEroA0bvij8urludBV5Lv27o7se344vONkrj?=
 =?us-ascii?Q?eyHT1CGFryD4fit4f8DrdrWDaOYf74VUE399zVTZ8CYxolOOov5u3g/c+gng?=
 =?us-ascii?Q?ML1ddD6/P75YzI0rVzi0Wo7JfP4Q++3v4sHVWZXu9GhRdRVMtA/doFu2IGkz?=
 =?us-ascii?Q?S4jMK4gmXpN0IlGjcqPF0IWyJF+qiEeizsRTGFHCPKcR/5CZ9gkkLQxbgQMz?=
 =?us-ascii?Q?h9P+k9tRDEGrFP83ZvO2gohKk63pcxyjGyYDAfA1tOGAUM55wiFkWGFim98d?=
 =?us-ascii?Q?fkQAl5INVocW7aYf8vlsXw5F10Mjgom8nTpWIQtx?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: BY5PR11MB4451.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cb2196f0-1d15-4a82-123c-08da9c136842
X-MS-Exchange-CrossTenant-originalarrivaltime: 21 Sep 2022 20:53:59.3349 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: CtbvVcWIfvpd2rmcCBb6pzFNQ0rmbZugcVEioq91Ogkz6X8d5kLxlzwCls7ZrYTuyiNqCYshzTXoTAGiIU689GGykRoQ9cvTO63bX/g/cPY=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR11MB4618
X-OriginatorOrg: intel.com
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org

Thanks Akhil. Fixing now in v8.=20

> -----Original Message-----
> From: Akhil Goyal <gakhil@marvell.com>
> Sent: Wednesday, September 21, 2022 12:00 PM
> To: Chautru, Nicolas <nicolas.chautru@intel.com>; dev@dpdk.org;
> thomas@monjalon.net; hemant.agrawal@nxp.com
> Cc: maxime.coquelin@redhat.com; trix@redhat.com; mdr@ashroe.eu;
> Richardson, Bruce <bruce.richardson@intel.com>;
> david.marchand@redhat.com; stephen@networkplumber.org; Zhang,
> Mingshan <mingshan.zhang@intel.com>
> Subject: RE: [EXT] [PATCH v7 4/7] drivers/baseband: update PMDs to expose
> queue per operation
>=20
> > Add support in existing bbdev PMDs for the explicit number of queues
> > and priority for each operation type configured on the device.
> >
> > Signed-off-by: Nicolas Chautru <nicolas.chautru@intel.com>
> > Acked-by: Maxime Coquelin <maxime.coquelin@redhat.com>
> > ---
> >  drivers/baseband/acc100/rte_acc100_pmd.c           | 29 +++++++++++++-=
--
> ------
> >  drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c |  8 ++++++
> >  drivers/baseband/fpga_lte_fec/fpga_lte_fec.c       |  8 ++++++
> >  drivers/baseband/la12xx/bbdev_la12xx.c             |  7 ++++++
> >  drivers/baseband/turbo_sw/bbdev_turbo_software.c   | 11 ++++++++
> >  5 files changed, 51 insertions(+), 12 deletions(-)
> >
> > diff --git a/drivers/baseband/acc100/rte_acc100_pmd.c
> > b/drivers/baseband/acc100/rte_acc100_pmd.c
> > index 17ba798..f967e3f 100644
> > --- a/drivers/baseband/acc100/rte_acc100_pmd.c
> > +++ b/drivers/baseband/acc100/rte_acc100_pmd.c
> > @@ -966,6 +966,7 @@
> >  		struct rte_bbdev_driver_info *dev_info)  {
> >  	struct acc100_device *d =3D dev->data->dev_private;
> > +	int i;
> >
> >  	static const struct rte_bbdev_op_cap bbdev_capabilities[] =3D {
> >  		{
> > @@ -1062,19 +1063,23 @@
> >  	fetch_acc100_config(dev);
> >  	dev_info->device_status =3D RTE_BBDEV_DEV_NOT_SUPPORTED;
> >
> > -	/* This isn't ideal because it reports the maximum number of queues
> but
> > -	 * does not provide info on how many can be uplink/downlink or
> > different
> > -	 * priorities
> > -	 */
> > -	dev_info->max_num_queues =3D
> > -			d->acc100_conf.q_dl_5g.num_aqs_per_groups *
> > -			d->acc100_conf.q_dl_5g.num_qgroups +
> > -			d->acc100_conf.q_ul_5g.num_aqs_per_groups *
> > -			d->acc100_conf.q_ul_5g.num_qgroups +
> > -			d->acc100_conf.q_dl_4g.num_aqs_per_groups *
> > -			d->acc100_conf.q_dl_4g.num_qgroups +
> > -			d->acc100_conf.q_ul_4g.num_aqs_per_groups *
> > +	/* Expose number of queues */
> > +	dev_info->num_queues[RTE_BBDEV_OP_NONE] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_DEC] =3D d-
> > >acc100_conf.q_ul_4g.num_aqs_per_groups *
> >  			d->acc100_conf.q_ul_4g.num_qgroups;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_ENC] =3D d-
> > >acc100_conf.q_dl_4g.num_aqs_per_groups *
> > +			d->acc100_conf.q_dl_4g.num_qgroups;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_DEC] =3D d-
> > >acc100_conf.q_ul_5g.num_aqs_per_groups *
> > +			d->acc100_conf.q_ul_5g.num_qgroups;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_ENC] =3D d-
> > >acc100_conf.q_dl_5g.num_aqs_per_groups *
> > +			d->acc100_conf.q_dl_5g.num_qgroups;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_TURBO_DEC] =3D d-
> > >acc100_conf.q_ul_4g.num_qgroups;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_TURBO_ENC] =3D d-
> > >acc100_conf.q_dl_4g.num_qgroups;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_DEC] =3D d-
> > >acc100_conf.q_ul_5g.num_qgroups;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_ENC] =3D d-
> > >acc100_conf.q_dl_5g.num_qgroups;
> > +	dev_info->max_num_queues =3D 0;
> > +	for (i =3D RTE_BBDEV_OP_TURBO_DEC; i <=3D
> RTE_BBDEV_OP_LDPC_ENC;
> > i++)
> > +		dev_info->max_num_queues +=3D dev_info->num_queues[i];
> >  	dev_info->queue_size_lim =3D ACC100_MAX_QUEUE_DEPTH;
> >  	dev_info->hardware_accelerated =3D true;
> >  	dev_info->max_dl_queue_priority =3D
> > diff --git a/drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c
> > b/drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c
> > index 57b12af..b4982af 100644
> > --- a/drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c
> > +++ b/drivers/baseband/fpga_5gnr_fec/rte_fpga_5gnr_fec.c
> > @@ -379,6 +379,14 @@
> >  		if (hw_q_id !=3D FPGA_INVALID_HW_QUEUE_ID)
> >  			dev_info->max_num_queues++;
> >  	}
> > +	/* Expose number of queue per operation type */
> > +	dev_info->num_queues[RTE_BBDEV_OP_NONE] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_DEC] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_ENC] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_DEC] =3D dev_info-
> > >max_num_queues / 2;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_ENC] =3D dev_info-
> > >max_num_queues / 2;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_DEC] =3D 1;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_ENC] =3D 1;
> >  }
> >
> >  /**
> > diff --git a/drivers/baseband/fpga_lte_fec/fpga_lte_fec.c
> > b/drivers/baseband/fpga_lte_fec/fpga_lte_fec.c
> > index 2a330c4..dc7f479 100644
> > --- a/drivers/baseband/fpga_lte_fec/fpga_lte_fec.c
> > +++ b/drivers/baseband/fpga_lte_fec/fpga_lte_fec.c
> > @@ -655,6 +655,14 @@ struct __rte_cache_aligned fpga_queue {
> >  		if (hw_q_id !=3D FPGA_INVALID_HW_QUEUE_ID)
> >  			dev_info->max_num_queues++;
> >  	}
> > +	/* Expose number of queue per operation type */
> > +	dev_info->num_queues[RTE_BBDEV_OP_NONE] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_DEC] =3D dev_info-
> > >max_num_queues / 2;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_ENC] =3D dev_info-
> > >max_num_queues / 2;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_DEC] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_ENC] =3D 0;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_TURBO_DEC] =3D 1;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_TURBO_ENC] =3D 1;
> >  }
> >
> >  /**
> > diff --git a/drivers/baseband/la12xx/bbdev_la12xx.c
> > b/drivers/baseband/la12xx/bbdev_la12xx.c
> > index c1f88c6..e99ea9a 100644
> > --- a/drivers/baseband/la12xx/bbdev_la12xx.c
> > +++ b/drivers/baseband/la12xx/bbdev_la12xx.c
> > @@ -102,6 +102,13 @@ struct bbdev_la12xx_params {
> >  	dev_info->min_alignment =3D 64;
> >  	dev_info->device_status =3D RTE_BBDEV_DEV_NOT_SUPPORTED;
> >
> > +	dev_info->num_queues[RTE_BBDEV_OP_NONE] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_DEC] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_TURBO_ENC] =3D 0;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_DEC] =3D
> > LA12XX_MAX_QUEUES / 2;
> > +	dev_info->num_queues[RTE_BBDEV_OP_LDPC_ENC] =3D
> > LA12XX_MAX_QUEUES / 2;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_DEC] =3D 1;
> > +	dev_info->queue_priority[RTE_BBDEV_OP_LDPC_ENC] =3D 1;
> >  	rte_bbdev_log_debug("got device info from %u", dev->data-
> >dev_id);
> > }
> >
> > diff --git a/drivers/baseband/turbo_sw/bbdev_turbo_software.c
> > b/drivers/baseband/turbo_sw/bbdev_turbo_software.c
> > index dbc5524..647e706 100644
> > --- a/drivers/baseband/turbo_sw/bbdev_turbo_software.c
> > +++ b/drivers/baseband/turbo_sw/bbdev_turbo_software.c
> > @@ -256,6 +256,17 @@ struct turbo_sw_queue {
> >  	dev_info->data_endianness =3D RTE_LITTLE_ENDIAN;
> >  	dev_info->device_status =3D RTE_BBDEV_DEV_NOT_SUPPORTED;
> >
> > +	const struct rte_bbdev_op_cap *op_cap =3D bbdev_capabilities;
> > +	int num_op_type =3D 0;
>=20
> Variables should not be defined in middle of the function.
> Also add a blank line after that.
>=20
> > +	for (; op_cap->type !=3D RTE_BBDEV_OP_NONE; ++op_cap)
> > +		num_op_type++;
> > +	op_cap =3D bbdev_capabilities;
> > +	if (num_op_type > 0) {
> > +		int num_queue_per_type =3D dev_info->max_num_queues /
> > num_op_type;
> > +		for (; op_cap->type !=3D RTE_BBDEV_OP_NONE; ++op_cap)
> > +			dev_info->num_queues[op_cap->type] =3D
> > num_queue_per_type;
> > +	}
> > +
> >  	rte_bbdev_log_debug("got device info from %u\n", dev->data-
> >dev_id);
> > }
> >
> > --
> > 1.8.3.1