From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5B73EA04BB; Tue, 6 Oct 2020 10:26:25 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 4F0B71C01; Tue, 6 Oct 2020 10:26:23 +0200 (CEST) Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by dpdk.org (Postfix) with ESMTP id A13BB1252 for ; Tue, 6 Oct 2020 10:26:20 +0200 (CEST) IronPort-SDR: O0oa1kc8c+TfAsG2zjcJ7x/OcYIbzb9pMEcM+Gt/dVE0KLjJ+NuUCWrnWxGJfBipSVFi87GFOg 5ZU/FMm7wb/g== X-IronPort-AV: E=McAfee;i="6000,8403,9765"; a="228546329" X-IronPort-AV: E=Sophos;i="5.77,342,1596524400"; d="scan'208";a="228546329" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Oct 2020 01:26:18 -0700 IronPort-SDR: dqMyXcvqAaSUryLyvXwecTa4WYXMRcMWkoT+ydp/9zBDXmPKFy/iLQDavMCCq87vJnJNE/MqpH SpPIPupLjF6Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.77,342,1596524400"; d="scan'208";a="518183974" Received: from fmsmsx605.amr.corp.intel.com ([10.18.126.85]) by fmsmga005.fm.intel.com with ESMTP; 06 Oct 2020 01:26:18 -0700 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx605.amr.corp.intel.com (10.18.126.85) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 6 Oct 2020 01:26:18 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5 via Frontend Transport; Tue, 6 Oct 2020 01:26:18 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (104.47.59.170) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.1713.5; Tue, 6 Oct 2020 01:26:17 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jvcBT9DV/CJ5hBYMIudOcV9/Bmr3Ai0iUsCpTCLpumHlYshgJup7zDm5WyBGZnqiZuvx3HkVwGFIC4BvlIZ5GU8W4z8ET3RrcSlJML+01pmUeR3DwAvEgK1sysnM1IXlmCMDjaZ0Bna8jQ9Q1ohIvVWH7SBTfADnpgL6m8i1NTbQMnXRwJcd/MFzVvPQ5U30XlVrd4Nqv7uBC+Oc6w6gkyBqcO0M/IUNrYplkWhQucw1P6r59GIzBsFrYf6nuDEW/vw9fj+32C05LMm98h1B3fRolDfKK3ietCsc6758Ok/LeFpFQCYBi3nSsWdV8bS5OFoot6FDKsFcNy1+ZhzO9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sDESBzYzXrfgKxOtJPpjepBpr3ClPH49qr2eGVxjAIk=; b=KL3ij9Tb8tbhJtVojHM++NThiSNNeqZCIJBpnVUlM/fBjZ4wQW5HQVfKge/4yG0jOWMp3BZgpprrj+W84vye60gYp3hhmdyYfHyu+2nBWli19PqXv808pQP8NUqNafMRPiRGfau0K0NsSnQicwpUSh2FGcH+3Ehg4daC8AQRhVrLVEPqFIgZh0l/x2uw5t8M23md6ih1KRZ0JZeQNkX8DERpW7vYWJavVVTe0dKRf8wyG6rvFBgPevc514/h/DNO/K+gCI2cJ8UgycCxh/fx1SCJZux0wXuwohqysFFnAKE/lrefBGQ1g4HgNzafTKy8E/YNZbI+nYJtnU+mAR6uGQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sDESBzYzXrfgKxOtJPpjepBpr3ClPH49qr2eGVxjAIk=; b=XBUkgaJ1ShTcB/JIdQVuCrmHDB/ZG+fTdb7aDD0H4ToMCmnfISabp0O8ciyp7tyLEhfP9VjjmbO0/PHieI9RzOBXP4y9XpZvTmHa91jNut3rwqdtyYghgZr/iN9xRGCnm1iVm7QNt6/pq1Ounh02qgvaiCbo7ql5FdRecbkqEX8= Received: from BYAPR11MB3143.namprd11.prod.outlook.com (2603:10b6:a03:92::32) by BYAPR11MB3174.namprd11.prod.outlook.com (2603:10b6:a03:76::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3433.40; Tue, 6 Oct 2020 08:26:13 +0000 Received: from BYAPR11MB3143.namprd11.prod.outlook.com ([fe80::25c7:1828:b871:bb8]) by BYAPR11MB3143.namprd11.prod.outlook.com ([fe80::25c7:1828:b871:bb8%6]) with mapi id 15.20.3433.043; Tue, 6 Oct 2020 08:26:13 +0000 From: "Van Haaren, Harry" To: "McDaniel, Timothy" , Jerin Jacob , "Kovacevic, Marko" , Ori Kam , "Richardson, Bruce" , "Nicolau, Radu" , Akhil Goyal , "Kantecki, Tomasz" , Sunil Kumar Kori , Pavan Nikhilesh CC: "dev@dpdk.org" , "Carrillo, Erik G" , "Eads, Gage" , "hemant.agrawal@nxp.com" Thread-Topic: [PATCH v2 2/2] eventdev: update app and examples for new eventdev ABI Thread-Index: AQHWm4HpO+SR16qvvk625KAQ4QI5oamKPKfQ Date: Tue, 6 Oct 2020 08:26:13 +0000 Message-ID: References: <1601929674-27662-1-git-send-email-timothy.mcdaniel@intel.com> <1601929674-27662-3-git-send-email-timothy.mcdaniel@intel.com> In-Reply-To: <1601929674-27662-3-git-send-email-timothy.mcdaniel@intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.5.1.3 authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [86.40.59.136] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: bd5d31e8-1467-4d33-61f3-08d869d17cc1 x-ms-traffictypediagnostic: BYAPR11MB3174: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:644; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: jNaCVY4mgXrQyIuosAd/Q/JPMPvgIMe4dZ3PTEaoCexr6OqkCp+ehj5VvuZpHWbPO+q/+8Dcsm3kOTttjSF21N8ar9cpxs8ZuRkqe/fTnCG9R63iURjv04Q13HZTKn5a9QALL9znaCkrkmWhDfrfytibh4WrdtYRLUzq5qFu4OCeAOXVfGH1ZSjwJ3c9m2RP2DlA+IUzzH/0CoNFYjI44/8ztT8z4Sd6sDGTP0zAJaNMX2AKl1U882aFoG6vl+fffAZq2kXs7nsdrHbaqeN+efzfeXSj5HXgqIJalvIwjjK5hLbSyIUALeyLBqBCw3u19F2UQjPD5S28zLD287qqlba4lODeda2EMr5N76Bru6Kebfpk3EMxUVprZK17uuTkjP9/J2QXklayhv762pvdjHfJBYm52SArcttVLFb3ROjOGTSfJ29ckk/6QmDt11gL9BLJmjr8w/bS/GpMbBt3NHoq2HVHMDUyAjHA6CvIsCw= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BYAPR11MB3143.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(376002)(366004)(396003)(136003)(39860400002)(346002)(4326008)(26005)(53546011)(186003)(54906003)(86362001)(2906002)(316002)(966005)(9686003)(6506007)(8676002)(110136005)(83380400001)(83080400001)(5660300002)(7696005)(55016002)(8936002)(15650500001)(30864003)(478600001)(66946007)(66446008)(66556008)(64756008)(66476007)(71200400001)(52536014)(76116006)(33656002)(921003)(473944003); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata: qOoQHSw6dN17l9zNa9ZDVE+jdG8PxKoNIIoLjoBY5VhdP27sGT7FOOkyML27ebvU06AuVCU95v26F4v1hZnPtvFZ/3x3hEeOG1L2vQCq/zZ10lwgBd3fp04+vY5pBied4xAd7mK+TKRaZtMc3XcX5wIj4DdWyItvC+3mP2tIg5RAkKZHTh0WgbopaUfJiw9KZTXsOyfiQi5Xdj1sl+Z1zkjjTnjrB+Xih0MgrXn9EcbWQFedRa5hFMF89EBsMz3YOjHFqqDxQiOHFG05S6z3oMhq3HEeHBeaUD03X0DtT92TEwKFCdB/LyiMt/LEAauvOIy/fqF9dVBAEw9B7WZM9vgu3xAIqG2YBgANyZ2YwFNxYn87BkzFI7eAZ2nj76quvBnlIwM8PlJq2mqs3wtc3x3lZ/WLZ4EvCcnnVcvbZIiB/ZI2B3ungmnuQr2hcskQWvcNYRPwH/rZEViMSUStVI1RJkfJJgOf7PL+Hx9osmSxFmxqMZ5vexByJC23UHbHaaC4t25z9+2SP/m0hh5rkzJD+sOf76Zf9Wzhqlep5Vms+Q1Fby6tk18JfHZe3pqgG0vZnmdYIi+ZW7bbTL+vYkZisiF/qVa7MSaAdFBSg6dS8kXYlW7uv6C3terUMCxY/riko9zfHudhyJljWXeM/Q== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BYAPR11MB3143.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: bd5d31e8-1467-4d33-61f3-08d869d17cc1 X-MS-Exchange-CrossTenant-originalarrivaltime: 06 Oct 2020 08:26:13.2566 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: /6u8vYl+aYBEoPmOBGIdsX+GNuzdGnLYkISOxanGv9eZqIS7SNfrQIYXaWAWd5E810VNL0zFwGtqPfKTmEiH+F+I4w55+yYGPgSR4zx069I= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR11MB3174 X-OriginatorOrg: intel.com Subject: Re: [dpdk-dev] [PATCH v2 2/2] eventdev: update app and examples for new eventdev ABI X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" > -----Original Message----- > From: McDaniel, Timothy > Sent: Monday, October 5, 2020 9:28 PM > To: Jerin Jacob ; Van Haaren, Harry > ; Kovacevic, Marko ; > Ori Kam ; Richardson, Bruce > ; Nicolau, Radu ; Akh= il > Goyal ; Kantecki, Tomasz = ; > Sunil Kumar Kori ; Pavan Nikhilesh > > Cc: dev@dpdk.org; Carrillo, Erik G ; Eads, Gag= e > ; hemant.agrawal@nxp.com > Subject: [PATCH v2 2/2] eventdev: update app and examples for new eventde= v ABI >=20 > Several data structures and constants changed, or were added, > in the previous patch. This commit updates the dependent > apps and examples to use the new ABI. >=20 > Signed-off-by: Timothy McDaniel > --- With this patch applied, the compilation works fine, however runtime fails. Note that there is a dependency to the following fix which Timothy upstream= ed:=20 http://patches.dpdk.org/patch/79713/ The above linked patch increases the CTF trace size, and fixes the followin= g error: ./dpdk-test EAL: __rte_trace_point_emit_field():442 CTF field is too long EAL: __rte_trace_point_register():468 missing rte_trace_emit_header() in re= gister fn > app/test-eventdev/evt_common.h | 11 ++++++++ > app/test-eventdev/test_order_atq.c | 28 +++++++++++++++-= ----- > app/test-eventdev/test_order_common.c | 1 + > app/test-eventdev/test_order_queue.c | 29 ++++++++++++++++= ------ > app/test/test_eventdev.c | 4 +-- > .../eventdev_pipeline/pipeline_worker_generic.c | 6 +++-- > examples/eventdev_pipeline/pipeline_worker_tx.c | 1 + > examples/l2fwd-event/l2fwd_event_generic.c | 7 ++++-- > examples/l2fwd-event/l2fwd_event_internal_port.c | 6 +++-- > examples/l3fwd/l3fwd_event_generic.c | 7 ++++-- > examples/l3fwd/l3fwd_event_internal_port.c | 6 +++-- > 11 files changed, 80 insertions(+), 26 deletions(-) >=20 > diff --git a/app/test-eventdev/evt_common.h b/app/test-eventdev/evt_commo= n.h > index f9d7378..a1da1cf 100644 > --- a/app/test-eventdev/evt_common.h > +++ b/app/test-eventdev/evt_common.h > @@ -104,6 +104,16 @@ evt_has_all_types_queue(uint8_t dev_id) > true : false; > } >=20 > +static inline bool > +evt_has_flow_id(uint8_t dev_id) > +{ > + struct rte_event_dev_info dev_info; > + > + rte_event_dev_info_get(dev_id, &dev_info); > + return (dev_info.event_dev_cap & > RTE_EVENT_DEV_CAP_CARRY_FLOW_ID) ? > + true : false; > +} > + > static inline int > evt_service_setup(uint32_t service_id) > { > @@ -169,6 +179,7 @@ evt_configure_eventdev(struct evt_options *opt, uint8= _t > nb_queues, > .dequeue_timeout_ns =3D opt->deq_tmo_nsec, > .nb_event_queues =3D nb_queues, > .nb_event_ports =3D nb_ports, > + .nb_single_link_event_port_queues =3D 0, > .nb_events_limit =3D info.max_num_events, > .nb_event_queue_flows =3D opt->nb_flows, > .nb_event_port_dequeue_depth =3D > diff --git a/app/test-eventdev/test_order_atq.c b/app/test- > eventdev/test_order_atq.c > index 3366cfc..cfcb1dc 100644 > --- a/app/test-eventdev/test_order_atq.c > +++ b/app/test-eventdev/test_order_atq.c > @@ -19,7 +19,7 @@ order_atq_process_stage_0(struct rte_event *const ev) > } >=20 > static int > -order_atq_worker(void *arg) > +order_atq_worker(void *arg, const bool flow_id_cap) > { > ORDER_WORKER_INIT; > struct rte_event ev; > @@ -34,6 +34,9 @@ order_atq_worker(void *arg) > continue; > } >=20 > + if (!flow_id_cap) > + ev.flow_id =3D ev.mbuf->udata64; > + > if (ev.sub_event_type =3D=3D 0) { /* stage 0 from producer */ > order_atq_process_stage_0(&ev); > while (rte_event_enqueue_burst(dev_id, port, &ev, 1) > @@ -50,7 +53,7 @@ order_atq_worker(void *arg) > } >=20 > static int > -order_atq_worker_burst(void *arg) > +order_atq_worker_burst(void *arg, const bool flow_id_cap) > { > ORDER_WORKER_INIT; > struct rte_event ev[BURST_SIZE]; > @@ -68,6 +71,9 @@ order_atq_worker_burst(void *arg) > } >=20 > for (i =3D 0; i < nb_rx; i++) { > + if (!flow_id_cap) > + ev[i].flow_id =3D ev[i].mbuf->udata64; > + > if (ev[i].sub_event_type =3D=3D 0) { /*stage 0 */ > order_atq_process_stage_0(&ev[i]); > } else if (ev[i].sub_event_type =3D=3D 1) { /* stage 1 */ > @@ -95,11 +101,19 @@ worker_wrapper(void *arg) > { > struct worker_data *w =3D arg; > const bool burst =3D evt_has_burst_mode(w->dev_id); > - > - if (burst) > - return order_atq_worker_burst(arg); > - else > - return order_atq_worker(arg); > + const bool flow_id_cap =3D evt_has_flow_id(w->dev_id); > + > + if (burst) { > + if (flow_id_cap) > + return order_atq_worker_burst(arg, true); > + else > + return order_atq_worker_burst(arg, false); > + } else { > + if (flow_id_cap) > + return order_atq_worker(arg, true); > + else > + return order_atq_worker(arg, false); > + } > } >=20 > static int > diff --git a/app/test-eventdev/test_order_common.c b/app/test- > eventdev/test_order_common.c > index 4190f9a..7942390 100644 > --- a/app/test-eventdev/test_order_common.c > +++ b/app/test-eventdev/test_order_common.c > @@ -49,6 +49,7 @@ order_producer(void *arg) > const uint32_t flow =3D (uintptr_t)m % nb_flows; > /* Maintain seq number per flow */ > m->seqn =3D producer_flow_seq[flow]++; > + m->udata64 =3D flow; >=20 > ev.flow_id =3D flow; > ev.mbuf =3D m; > diff --git a/app/test-eventdev/test_order_queue.c b/app/test- > eventdev/test_order_queue.c > index 495efd9..1511c00 100644 > --- a/app/test-eventdev/test_order_queue.c > +++ b/app/test-eventdev/test_order_queue.c > @@ -19,7 +19,7 @@ order_queue_process_stage_0(struct rte_event *const ev) > } >=20 > static int > -order_queue_worker(void *arg) > +order_queue_worker(void *arg, const bool flow_id_cap) > { > ORDER_WORKER_INIT; > struct rte_event ev; > @@ -34,6 +34,9 @@ order_queue_worker(void *arg) > continue; > } >=20 > + if (!flow_id_cap) > + ev.flow_id =3D ev.mbuf->udata64; > + > if (ev.queue_id =3D=3D 0) { /* from ordered queue */ > order_queue_process_stage_0(&ev); > while (rte_event_enqueue_burst(dev_id, port, &ev, 1) > @@ -50,7 +53,7 @@ order_queue_worker(void *arg) > } >=20 > static int > -order_queue_worker_burst(void *arg) > +order_queue_worker_burst(void *arg, const bool flow_id_cap) > { > ORDER_WORKER_INIT; > struct rte_event ev[BURST_SIZE]; > @@ -68,6 +71,10 @@ order_queue_worker_burst(void *arg) > } >=20 > for (i =3D 0; i < nb_rx; i++) { > + > + if (!flow_id_cap) > + ev[i].flow_id =3D ev[i].mbuf->udata64; > + > if (ev[i].queue_id =3D=3D 0) { /* from ordered queue */ > order_queue_process_stage_0(&ev[i]); > } else if (ev[i].queue_id =3D=3D 1) {/* from atomic queue */ > @@ -95,11 +102,19 @@ worker_wrapper(void *arg) > { > struct worker_data *w =3D arg; > const bool burst =3D evt_has_burst_mode(w->dev_id); > - > - if (burst) > - return order_queue_worker_burst(arg); > - else > - return order_queue_worker(arg); > + const bool flow_id_cap =3D evt_has_flow_id(w->dev_id); > + > + if (burst) { > + if (flow_id_cap) > + return order_queue_worker_burst(arg, true); > + else > + return order_queue_worker_burst(arg, false); > + } else { > + if (flow_id_cap) > + return order_queue_worker(arg, true); > + else > + return order_queue_worker(arg, false); > + } > } >=20 > static int > diff --git a/app/test/test_eventdev.c b/app/test/test_eventdev.c > index 43ccb1c..62019c1 100644 > --- a/app/test/test_eventdev.c > +++ b/app/test/test_eventdev.c > @@ -559,10 +559,10 @@ test_eventdev_port_setup(void) > if (!(info.event_dev_cap & > RTE_EVENT_DEV_CAP_IMPLICIT_RELEASE_DISABLE)) { > pconf.enqueue_depth =3D info.max_event_port_enqueue_depth; > - pconf.disable_implicit_release =3D 1; > + pconf.event_port_cfg =3D > RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL; > ret =3D rte_event_port_setup(TEST_DEV_ID, 0, &pconf); > TEST_ASSERT(ret =3D=3D -EINVAL, "Expected -EINVAL, %d", ret); > - pconf.disable_implicit_release =3D 0; > + pconf.event_port_cfg =3D 0; > } >=20 > ret =3D rte_event_port_setup(TEST_DEV_ID, info.max_event_ports, > diff --git a/examples/eventdev_pipeline/pipeline_worker_generic.c > b/examples/eventdev_pipeline/pipeline_worker_generic.c > index 42ff4ee..f70ab0c 100644 > --- a/examples/eventdev_pipeline/pipeline_worker_generic.c > +++ b/examples/eventdev_pipeline/pipeline_worker_generic.c > @@ -129,6 +129,7 @@ setup_eventdev_generic(struct worker_data *worker_dat= a) > struct rte_event_dev_config config =3D { > .nb_event_queues =3D nb_queues, > .nb_event_ports =3D nb_ports, > + .nb_single_link_event_port_queues =3D 1, > .nb_events_limit =3D 4096, > .nb_event_queue_flows =3D 1024, > .nb_event_port_dequeue_depth =3D 128, > @@ -143,7 +144,7 @@ setup_eventdev_generic(struct worker_data *worker_dat= a) > .schedule_type =3D cdata.queue_type, > .priority =3D RTE_EVENT_DEV_PRIORITY_NORMAL, > .nb_atomic_flows =3D 1024, > - .nb_atomic_order_sequences =3D 1024, > + .nb_atomic_order_sequences =3D 1024, > }; > struct rte_event_queue_conf tx_q_conf =3D { > .priority =3D RTE_EVENT_DEV_PRIORITY_HIGHEST, > @@ -167,7 +168,8 @@ setup_eventdev_generic(struct worker_data *worker_dat= a) > disable_implicit_release =3D (dev_info.event_dev_cap & > RTE_EVENT_DEV_CAP_IMPLICIT_RELEASE_DISABLE); >=20 > - wkr_p_conf.disable_implicit_release =3D disable_implicit_release; > + wkr_p_conf.event_port_cfg =3D disable_implicit_release ? > + RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL : 0; >=20 > if (dev_info.max_num_events < config.nb_events_limit) > config.nb_events_limit =3D dev_info.max_num_events; > diff --git a/examples/eventdev_pipeline/pipeline_worker_tx.c > b/examples/eventdev_pipeline/pipeline_worker_tx.c > index 55bb2f7..ca6cd20 100644 > --- a/examples/eventdev_pipeline/pipeline_worker_tx.c > +++ b/examples/eventdev_pipeline/pipeline_worker_tx.c > @@ -436,6 +436,7 @@ setup_eventdev_worker_tx_enq(struct worker_data > *worker_data) > struct rte_event_dev_config config =3D { > .nb_event_queues =3D nb_queues, > .nb_event_ports =3D nb_ports, > + .nb_single_link_event_port_queues =3D 0, > .nb_events_limit =3D 4096, > .nb_event_queue_flows =3D 1024, > .nb_event_port_dequeue_depth =3D 128, > diff --git a/examples/l2fwd-event/l2fwd_event_generic.c b/examples/l2fwd- > event/l2fwd_event_generic.c > index 2dc95e5..9a3167c 100644 > --- a/examples/l2fwd-event/l2fwd_event_generic.c > +++ b/examples/l2fwd-event/l2fwd_event_generic.c > @@ -126,8 +126,11 @@ l2fwd_event_port_setup_generic(struct l2fwd_resource= s > *rsrc) > if (def_p_conf.enqueue_depth < event_p_conf.enqueue_depth) > event_p_conf.enqueue_depth =3D def_p_conf.enqueue_depth; >=20 > - event_p_conf.disable_implicit_release =3D > - evt_rsrc->disable_implicit_release; > + event_p_conf.event_port_cfg =3D 0; > + if (evt_rsrc->disable_implicit_release) > + event_p_conf.event_port_cfg |=3D > + RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL; > + > evt_rsrc->deq_depth =3D def_p_conf.dequeue_depth; >=20 > for (event_p_id =3D 0; event_p_id < evt_rsrc->evp.nb_ports; > diff --git a/examples/l2fwd-event/l2fwd_event_internal_port.c b/examples/= l2fwd- > event/l2fwd_event_internal_port.c > index 63d57b4..203a14c 100644 > --- a/examples/l2fwd-event/l2fwd_event_internal_port.c > +++ b/examples/l2fwd-event/l2fwd_event_internal_port.c > @@ -123,8 +123,10 @@ l2fwd_event_port_setup_internal_port(struct > l2fwd_resources *rsrc) > if (def_p_conf.enqueue_depth < event_p_conf.enqueue_depth) > event_p_conf.enqueue_depth =3D def_p_conf.enqueue_depth; >=20 > - event_p_conf.disable_implicit_release =3D > - evt_rsrc->disable_implicit_release; > + event_p_conf.event_port_cfg =3D 0; > + if (evt_rsrc->disable_implicit_release) > + event_p_conf.event_port_cfg |=3D > + RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL; >=20 > for (event_p_id =3D 0; event_p_id < evt_rsrc->evp.nb_ports; > event_p_id++) { > diff --git a/examples/l3fwd/l3fwd_event_generic.c > b/examples/l3fwd/l3fwd_event_generic.c > index f8c9843..c80573f 100644 > --- a/examples/l3fwd/l3fwd_event_generic.c > +++ b/examples/l3fwd/l3fwd_event_generic.c > @@ -115,8 +115,11 @@ l3fwd_event_port_setup_generic(void) > if (def_p_conf.enqueue_depth < event_p_conf.enqueue_depth) > event_p_conf.enqueue_depth =3D def_p_conf.enqueue_depth; >=20 > - event_p_conf.disable_implicit_release =3D > - evt_rsrc->disable_implicit_release; > + event_p_conf.event_port_cfg =3D 0; > + if (evt_rsrc->disable_implicit_release) > + event_p_conf.event_port_cfg |=3D > + RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL; > + > evt_rsrc->deq_depth =3D def_p_conf.dequeue_depth; >=20 > for (event_p_id =3D 0; event_p_id < evt_rsrc->evp.nb_ports; > diff --git a/examples/l3fwd/l3fwd_event_internal_port.c > b/examples/l3fwd/l3fwd_event_internal_port.c > index 03ac581..9916a7f 100644 > --- a/examples/l3fwd/l3fwd_event_internal_port.c > +++ b/examples/l3fwd/l3fwd_event_internal_port.c > @@ -113,8 +113,10 @@ l3fwd_event_port_setup_internal_port(void) > if (def_p_conf.enqueue_depth < event_p_conf.enqueue_depth) > event_p_conf.enqueue_depth =3D def_p_conf.enqueue_depth; >=20 > - event_p_conf.disable_implicit_release =3D > - evt_rsrc->disable_implicit_release; > + event_p_conf.event_port_cfg =3D 0; > + if (evt_rsrc->disable_implicit_release) > + event_p_conf.event_port_cfg |=3D > + RTE_EVENT_PORT_CFG_DISABLE_IMPL_REL; >=20 > for (event_p_id =3D 0; event_p_id < evt_rsrc->evp.nb_ports; > event_p_id++) { > -- > 2.6.4