From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from dpdk.org (dpdk.org [92.243.14.124])
by inbox.dpdk.org (Postfix) with ESMTP id 1847EA04DD;
Thu, 22 Oct 2020 12:53:23 +0200 (CEST)
Received: from [92.243.14.124] (localhost [127.0.0.1])
by dpdk.org (Postfix) with ESMTP id C33A5A993;
Thu, 22 Oct 2020 12:53:21 +0200 (CEST)
Received: from nat-hk.nvidia.com (nat-hk.nvidia.com [203.18.50.4])
by dpdk.org (Postfix) with ESMTP id DB329A98F
for <dev@dpdk.org>; Thu, 22 Oct 2020 12:53:20 +0200 (CEST)
Received: from HKMAIL104.nvidia.com (Not Verified[10.18.92.100]) by
nat-hk.nvidia.com (using TLS: TLSv1.2, AES256-SHA)
id <B5f91649e0000>; Thu, 22 Oct 2020 18:53:18 +0800
Received: from HKMAIL102.nvidia.com (10.18.16.11) by HKMAIL104.nvidia.com
(10.18.16.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 22 Oct
2020 10:53:15 +0000
Received: from NAM11-CO1-obe.outbound.protection.outlook.com (104.47.56.170)
by HKMAIL102.nvidia.com (10.18.16.11) with Microsoft SMTP Server (TLS) id
15.0.1473.3 via Frontend Transport; Thu, 22 Oct 2020 10:53:15 +0000
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
b=TWoEIMUrouZxSMMG6sh3etaAyoJuIYnyg8pueADEV2slY6NvZDMYOtxonJ9zkBmmcPP8wnLUxLSjvzlclD8OhhDKpzw8h8SzoUoFmVeemc2fsCmbfUdxTxhJOHelkNNIlUqyyrSWQYMR7fanTAt2837XAKjVYWn8Q7Kpt97YHxIBHh+IFpUBXSefyqhmrxlOQK/wOCh6f/EhuWYIOPHHlrQLxnWRYkufXEUiBYW8NRb4fGtaPXaB/bI0dgAN5L4ZQaYGF6W0kiKandudIMQ8g1+SzdzWiWs3iVAO/apt45wcnmmBGrcdiUgSI1mYWeRLaolT0fO7/sV3q9fIkaiIyA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector9901;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=+PJzthPzkdqZQ0sHnPC6EeUuhZeG/d0/a7zDebIJyG4=;
b=lY6maFjti+05r/pRVuDS6THiHlpNaNsQcoo6fV1G4UdyJFGJeOlTFdtLnDNbeI+yFJdIswP0eYauzwGOSVDCHfVMMLVtR3M/z01p0KVDVURtjCYKuXG+nKk16F/OLYc2cqCNRggPjNg6Szzr3bwgPIdyoXg3/WipEAT255kJy0cJlDYSC1jKh4Vd6iXNXBoocoJycihEa7DDwSgH5USppMS6yL2RQrxKEzezxA3b81bOwHB0M5YBiV/yfYo7O9d3KPPFRvSd5ul5S2cZHQGp5/Ksh85mNTaiCwHMdLn44cqXtDDyRwvSD4kpAOdR88fLYXA+TCxeDjVa6lWlCyMB/g==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
dkim=pass header.d=nvidia.com; arc=none
Received: from DM5PR12MB1161.namprd12.prod.outlook.com (2603:10b6:3:73::16) by
DM5PR12MB1771.namprd12.prod.outlook.com (2603:10b6:3:110::22) with
Microsoft
SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.20.3477.22; Thu, 22 Oct 2020 10:53:13 +0000
Received: from DM5PR12MB1161.namprd12.prod.outlook.com
([fe80::888c:ebfd:522e:26f1]) by DM5PR12MB1161.namprd12.prod.outlook.com
([fe80::888c:ebfd:522e:26f1%6]) with mapi id 15.20.3499.019; Thu, 22 Oct 2020
10:53:12 +0000
From: Ophir Munk <ophirmu@nvidia.com>
To: Ori Kam <orika@nvidia.com>, "guyk@marvell.com" <guyk@marvell.com>
CC: NBU-Contact-Thomas Monjalon <thomas@monjalon.net>, "smadarf@marvell.com"
<smadarf@marvell.com>, "dovrat@marvell.com" <dovrat@marvell.com>,
"dev@dpdk.org" <dev@dpdk.org>
Thread-Topic: [PATCH v1] app/regex: configure qp according to device
capabilities
Thread-Index: AQHWpsKHg3xYjHyNiUeM6AUoklPDaamjc2fQ
Date: Thu, 22 Oct 2020 10:53:12 +0000
Message-ID: <DM5PR12MB1161969690EB327D9791497FDC1D0@DM5PR12MB1161.namprd12.prod.outlook.com>
References: <20201020091008.25537-1-guyk@marvell.com>
<DM6PR12MB49875067031E69127AAE9330D61F0@DM6PR12MB4987.namprd12.prod.outlook.com>
In-Reply-To: <DM6PR12MB49875067031E69127AAE9330D61F0@DM6PR12MB4987.namprd12.prod.outlook.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach:
X-MS-TNEF-Correlator:
authentication-results: nvidia.com; dkim=none (message not signed)
header.d=none;nvidia.com; dmarc=none action=none header.from=nvidia.com;
x-originating-ip: [87.68.243.117]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: f06fb11c-647b-4c22-aa1a-08d87678ac11
x-ms-traffictypediagnostic: DM5PR12MB1771:
x-ld-processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM5PR12MB17713DB24CF4ECFEA17AE8DEDC1D0@DM5PR12MB1771.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:6790;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: ZRHD5osyJy6JSQf9qxmNuAMcda9rozmdkaHec2yJP9/eWThPvEjQ16TaNzbc2XfY9HDM+XCkP1+4CouV+bKxk+epOrJueJQuIKNUnwwhWg+e0VqK+UtyRpeZOQwFeD9T6ImrA/AmIEgc8EDSaMXi6D2m9i0PIBoXKYJwQ9GJH7o0evL4NlKvdeC4GcV0sr18uFdC3yK3IHv9Mjy33u+HS462AEM6quubRbWyYKa6pL7odH8I1A+GDDHh/pp780maysGMqP4whEEgNQG4Npjh4AhSN7puBLl7ZjBx+K+VIRb8BS7T9lhTRziGBWa9h4LAR9eX4rrEE6+YbadesNEJ9g==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:DM5PR12MB1161.namprd12.prod.outlook.com; PTR:; CAT:NONE;
SFS:(4636009)(39860400002)(396003)(376002)(366004)(346002)(136003)(76116006)(66556008)(478600001)(66476007)(64756008)(8676002)(66446008)(86362001)(52536014)(66946007)(6506007)(83380400001)(53546011)(26005)(186003)(54906003)(110136005)(5660300002)(8936002)(71200400001)(2906002)(9686003)(4326008)(55016002)(316002)(7696005)(33656002);
DIR:OUT; SFP:1101;
x-ms-exchange-antispam-messagedata: roLD2Aua78BY2sFby0G21pAojvjPQ73bc3TqIFDD2orE+jQxsXquoaCL/ErbvA7AQc7csB2nk0FYtXb7NBCQXkhIcEdd8fAvTMbpPora5A37y/QfNsBSUDtpDpRxWAdG5Yg+EnOyZflbwAazRAfOqKmjnoBaMEbyHap9fIsxAf+9hQtXw0hs0DSxA4f/oXbaGy0eZfaue3bjnsGgf5n+JTidbkX/APfx6CWYWV03tIEJSUnM7bzSKHiKdAwcH3Q7csEALMbR7sSeLSEiUEFw860geCVonQxBy7QFdnekNqKjL7S0JONAvKBcCwDiVqU3H3T13vPbRH1aeLsrE+e6jgCgtd5tIzJMwyJPKkg+MJEGi/M51j6KWL8nZOYqZ09oALZzHphhai9oYhkqGz2Ppbdw18puAX9XvjxmrmSktikDG961NkTyQQS3eueji+jPc7dSXcCKYxoySOmN0NSPPS4VvJnb62KcmNYGZMeXIqBlyubv4ueZpYarFeiLOMywzmQFUJ0nU/T/6xZ8rRgiC/DypIFOD3/JJ0VEHLJ69n1TLCMmNq6KvdC2K+X/jdzvyugZkRhqjWi2la6NkhTRaerzzhw6hm7AoGLkvUq+8dJoUYiOvGIvX8rt3dbkxEmXBoMdDI5cx6TWnaRDlwoViw==
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM5PR12MB1161.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f06fb11c-647b-4c22-aa1a-08d87678ac11
X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Oct 2020 10:53:12.7217 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: S/g35DhoLWPIIP5eag0SB/RGTlyoiyQS+vXGKlKJ/ETrfjYbN1y5NMHgYx9DoWLeZKHx5Mn7H35iLiKJ4mUaiw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR12MB1771
X-OriginatorOrg: Nvidia.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
t=1603363998; bh=+PJzthPzkdqZQ0sHnPC6EeUuhZeG/d0/a7zDebIJyG4=;
h=ARC-Seal:ARC-Message-Signature:ARC-Authentication-Results:From:To:
CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References:
In-Reply-To:Accept-Language:Content-Language:X-MS-Has-Attach:
X-MS-TNEF-Correlator:authentication-results:x-originating-ip:
x-ms-publictraffictype:x-ms-office365-filtering-correlation-id:
x-ms-traffictypediagnostic:x-ld-processed:
x-ms-exchange-transport-forked:x-microsoft-antispam-prvs:
x-ms-oob-tlc-oobclassifiers:x-ms-exchange-senderadcheck:
x-microsoft-antispam:x-microsoft-antispam-message-info:
x-forefront-antispam-report:x-ms-exchange-antispam-messagedata:
Content-Type:Content-Transfer-Encoding:MIME-Version:
X-MS-Exchange-CrossTenant-AuthAs:
X-MS-Exchange-CrossTenant-AuthSource:
X-MS-Exchange-CrossTenant-Network-Message-Id:
X-MS-Exchange-CrossTenant-originalarrivaltime:
X-MS-Exchange-CrossTenant-fromentityheader:
X-MS-Exchange-CrossTenant-id:X-MS-Exchange-CrossTenant-mailboxtype:
X-MS-Exchange-CrossTenant-userprincipalname:
X-MS-Exchange-Transport-CrossTenantHeadersStamped:X-OriginatorOrg;
b=dGbyMjae58+Baxx5O+sC95lZf3Y070pjGw9986ITMM5DeUYqgVB5LcMellombYnlP
r201FRMDT+qe8MO5MP0j0QjdF79LhN9eLGZL57nE0Lsn9DxvqFC6ujyaVMOKlUloUW
zPDCB69/Eb5qTY4IDkOiakD1h5g66tBh1wlkan/4U4YO2ZSACDjlz9Zg9okKgQ7A4Q
cEDs1eBtDQcNPYiadaOajopJ/WdQabpAtKrT58Q2M2fQAlgutUkm0XYEZGHzpEe6Ia
pSyc1YzhyWjl54GQgjIjUKrB9ooCO6OwGmb7cFiLte9NrtHcA9xVmdwGpUA6CVzzJS
PjvTnS8lQv8hg==
Subject: Re: [dpdk-dev] [PATCH v1] app/regex: configure qp according to
device capabilities
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
Hi Guy,
I could not find RTE_REGEXDEV_CAPA_QUEUE_PAIR_OOS_F defined in latest dpdk/=
main. As a result my compilation is broken.
Can you please assist?
Regards,
Ophir
> -----Original Message-----
> From: dev <dev-bounces@dpdk.org> On Behalf Of Ori Kam
> Sent: Tuesday, October 20, 2020 12:14 PM
> To: guyk@marvell.com
> Cc: NBU-Contact-Thomas Monjalon <thomas@monjalon.net>;
> smadarf@marvell.com; dovrat@marvell.com; dev@dpdk.org
> Subject: Re: [dpdk-dev] [PATCH v1] app/regex: configure qp according to
> device capabilities
>=20
>=20
> Hi Guy,
>=20
> > -----Original Message-----
> > From: guyk@marvell.com <guyk@marvell.com>
> > Sent: Tuesday, October 20, 2020 12:10 PM
> > Subject: [PATCH v1] app/regex: configure qp according to device
> > capabilities
> >
> > From: Guy Kaneti <guyk@marvell.com>
> >
> > configure qp with OOS according to device capabilities returned from
> > rte_regexdev_info_get.
> >
> > Signed-off-by: Guy Kaneti <guyk@marvell.com>
> > ---
> > app/test-regex/main.c | 4 +++-
> > 1 file changed, 3 insertions(+), 1 deletion(-)
> >
> > diff --git a/app/test-regex/main.c b/app/test-regex/main.c index
> > e6080b44b..3deaf3c80 100644
> > --- a/app/test-regex/main.c
> > +++ b/app/test-regex/main.c
> > @@ -173,7 +173,7 @@ init_port(struct rte_mempool **mbuf_mp,
> uint32_t
> > nb_jobs,
> > };
> > struct rte_regexdev_qp_conf qp_conf =3D {
> > .nb_desc =3D 1024,
> > - .qp_conf_flags =3D RTE_REGEX_QUEUE_PAIR_CFG_OOS_F,
> > + .qp_conf_flags =3D 0,
> > };
> > int res =3D 0;
> >
> > @@ -218,6 +218,8 @@ init_port(struct rte_mempool **mbuf_mp,
> uint32_t
> > nb_jobs,
> > printf("Error, can't configure device %d.\n", id);
> > goto error;
> > }
> > + if (info.regexdev_capa &
> > RTE_REGEXDEV_CAPA_QUEUE_PAIR_OOS_F)
> > + qp_conf.qp_conf_flags |=3D
> > RTE_REGEX_QUEUE_PAIR_CFG_OOS_F;
> > res =3D rte_regexdev_queue_pair_setup(id, 0, &qp_conf);
> > if (res < 0) {
> > printf("Error, can't setup queue pair for device
> %d.\n",
> > --
> > 2.28.0
>=20
> Acked-by: Ori Kam <orika@nvidia.com>
> Best,
> Ori