From mboxrd@z Thu Jan 1 00:00:00 1970
Return-Path: <dev-bounces@dpdk.org>
Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124])
by inbox.dpdk.org (Postfix) with ESMTP id 2FC56A0C43;
Wed, 20 Oct 2021 10:40:45 +0200 (CEST)
Received: from [217.70.189.124] (localhost [127.0.0.1])
by mails.dpdk.org (Postfix) with ESMTP id 21F6440687;
Wed, 20 Oct 2021 10:40:45 +0200 (CEST)
Received: from NAM12-MW2-obe.outbound.protection.outlook.com
(mail-mw2nam12on2069.outbound.protection.outlook.com [40.107.244.69])
by mails.dpdk.org (Postfix) with ESMTP id 85A7540142
for <dev@dpdk.org>; Wed, 20 Oct 2021 10:40:43 +0200 (CEST)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
b=C1+rqbMCUab52jZrU6+jwRn9qD7qHOTh45IPecMhK3ewTIr01ifDvqgs+sx2Yu4sAZ2j4PkxQXpJO6XkWuZ10db1mTlAm053ggHOvnQ56Rx8EAOx6kOR5EFEreHiA4UPraJe7Oylocsn5C5/QRmRfeKqnMj69Z00+q7Pv7qjb9MkZ6zTuHtM5tgCIcxgP7GrxiX3eDr3nq3WUE1xEkGXB+p1qVofz/VmLrPj+rLFpE3RMa1ieUxE82GicxBLlnr0qcnFppOxFIzMlydstUTleJ5UbARVNO3fMZMjX2m5x5csLKy3vAuBaiIjOkpg+OrYmEzoEBCxF68bBWSWP8F9zA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
s=arcselector9901;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
bh=5KMhF/V4eRzm2ZGTwxPJb/5yMLRg0cQOYwpdxvUxMIw=;
b=nEQfTbZB6Xw8t4WQ+puca7Z1qpK7GAi/nYFTKLEPTLt2AiSnmtEXAOBIb397Fw2sptMyE1v6SvmZoBr3YAUNqJ5fSB4DF4EO2QlTVLb1SUzB7uck6cC2UsGff3Cm3iyjckKDBGvxzQpW+d5/aN6DvO/WKE0slrbFYhi3bUW2t1StGx4wquUQeXknQV3H1DodONiTxZxPajDEZ9NgXrqZ4ublOquOCkJV5wudy+idKpW36YcMKOa9SUNCdRChoZBzMKJW8YC3wi3YkfZ71svvmdHlt95/mjOad0GH0+HaL0ifFbcJWa88td1xXou+nhnN8fi08PZ0oICoKpCcFz3qNQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
s=selector2;
h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
bh=5KMhF/V4eRzm2ZGTwxPJb/5yMLRg0cQOYwpdxvUxMIw=;
b=cXwxbTvcipuNbzBlI8UIKpXG9FIbSR3q0se70EZethM2eRBTAYoEwtfi2Ak2R9bun39YXVwqaZBsrdnvn6b8lRUvp8nTY4YPO57UzH5D0vZfw2L/o0ZCTehSWYQu4Q8tWRf7yhDQ93e4UZu5SUFMbxwFEyK2f9QoFE9UVCSzdS3nQJOKtAEpyLL7aZl5uMiU6sLI4+3AtOYLBpKUx8UwLzs+azYXHlTBsdik8xshEO+dedKqU5BeSAybpaec050rBlKwRfYkgPpc5yURBRTnZU8ORXEKVSG4k3Czk+xf1c9UaA75dwWNih6oOCOJsw0DIzaFn1TxikXB/LVkpqKT5A==
Received: from DM8PR12MB5400.namprd12.prod.outlook.com (2603:10b6:8:3b::12) by
DM4PR12MB5037.namprd12.prod.outlook.com (2603:10b6:5:388::18) with
Microsoft
SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.20.4608.16; Wed, 20 Oct 2021 08:40:42 +0000
Received: from DM8PR12MB5400.namprd12.prod.outlook.com
([fe80::d03d:1f75:ca20:6a32]) by DM8PR12MB5400.namprd12.prod.outlook.com
([fe80::d03d:1f75:ca20:6a32%6]) with mapi id 15.20.4628.016; Wed, 20 Oct 2021
08:40:41 +0000
From: Ori Kam <orika@nvidia.com>
To: Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>, Ferruh Yigit
<ferruh.yigit@intel.com>, NBU-Contact-Thomas Monjalon <thomas@monjalon.net>
CC: "dev@dpdk.org" <dev@dpdk.org>
Thread-Topic: [PATCH v2 5/9] ethdev: fix VLAN spelling including VLAN ID case
Thread-Index: AQHXxYYrKzDI2bptn0GAMqf8kM/ju6vbkSjg
Date: Wed, 20 Oct 2021 08:40:41 +0000
Message-ID: <DM8PR12MB54002016DB2CC138FE7F0DB6D6BE9@DM8PR12MB5400.namprd12.prod.outlook.com>
References: <20211014083704.2542493-1-andrew.rybchenko@oktetlabs.ru>
<20211020074257.2349486-1-andrew.rybchenko@oktetlabs.ru>
<20211020074257.2349486-6-andrew.rybchenko@oktetlabs.ru>
In-Reply-To: <20211020074257.2349486-6-andrew.rybchenko@oktetlabs.ru>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach:
X-MS-TNEF-Correlator:
authentication-results: oktetlabs.ru; dkim=none (message not signed)
header.d=none;oktetlabs.ru; dmarc=none action=none header.from=nvidia.com;
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: a31c581d-4ce9-4e23-1705-08d993a54cf5
x-ms-traffictypediagnostic: DM4PR12MB5037:
x-ld-processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr
x-microsoft-antispam-prvs: <DM4PR12MB5037A7BDFD5D13F955A54B82D6BE9@DM4PR12MB5037.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:5516;
x-ms-exchange-senderadcheck: 1
x-ms-exchange-antispam-relay: 0
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: Iz/5Gu8SEPFGJvG1GwYLECRLSiDxSz2uD/tLEZ/RwB5CdSX+R/gcr3loGGMF4rWR6+onzyseB4WS+0qIyNlcqPAt/Uj3XvvBtOXbZoeH0ismRnHPf5d2DVZ+yFt+uM6mhzkUNlDJCCt+15QpUWum2aGD92ar+3XBGy+t60qGAuEx6XKxN0L5zDXo+fuIQG2Zs3ObkvW3I2p4rVpiWyn7WXKeZguRmM1sJX1CLyRhDwGQ/8/OtQN/S8Tz+3wW8Iz7T6LtItoqFiJuikRilenRHSDEWejkERYlVV+eR1eAOiVeGp2ClHGfZAxR5KLjErH1z/YB98vrY4BBRHYC3JzEc7r8yNVj4p2MdOuo0IndQ23UPwJ2BSAgzHV1eerP3AEkarTESd54ilnL5oQS9j2enyiXtHv8kq0F47IvJBYKVg+73geCrXMz9x95x33j5DBT92xyKwe85KJgYUjAIfyWHHQT2JiJDhVhHgAeMB01w+OHtxlEZtm/kI9Kw+v0vAfNRqEgRdTA4AG5EMCutGCqQoDP6jd1QZ0qHVbKi31nxwhLa/lQwrT6D2eGuBq/Z46r24MfMbCDGE/8V49n149YLi5oCBIHTm6RnyF0olltMt7FSu+bT1nsNEt7OwYoKK/OLBl/ikrSfbBDVZQqnHej/cDdo7VOE7hyN/Bb2Nr4BAILgosC68WvxpnDXE9SNcKoso24IlZZDE8XgO1N4kWkuw==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
IPV:NLI; SFV:NSPM; H:DM8PR12MB5400.namprd12.prod.outlook.com; PTR:; CAT:NONE;
SFS:(4636009)(366004)(64756008)(8936002)(83380400001)(86362001)(66446008)(38100700002)(7696005)(66476007)(316002)(8676002)(122000001)(508600001)(110136005)(52536014)(4326008)(5660300002)(76116006)(55016002)(71200400001)(66946007)(2906002)(9686003)(186003)(38070700005)(33656002)(66556008)(6506007);
DIR:OUT; SFP:1101;
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?bnbwMozgi1/xHRxfMXkY+WrVQXTDo0uZQWcGV5PDIFusguXZs4vXR9WAoLCu?=
=?us-ascii?Q?mO71LgR4NSwZOzR2aW85UxnGI3hYKp7DQBwY5qwYV38vqG6twJIi/PKPNYJW?=
=?us-ascii?Q?EntVgFbawVUemYa3mN1ulSB7VibZfR9DpUXHU8IDYf/CNw5s0ofaqHJIv78Y?=
=?us-ascii?Q?a1BkiuVqMYAZCZfBstHuOYvxpBMHByjOXU4hgZx1vtmYQC/g/x6Y7Ck7ycZz?=
=?us-ascii?Q?9D1GqbHLyOSH18s+b2dXByJRXv1XD5uoMSQ2tr0tz91GicCXEFht9CjIXDMn?=
=?us-ascii?Q?HOQSV+IeMcqk7sBQ6dVDjooSmkPPyvieJIDcV5wN5JSegRwd23GhLq/+/0is?=
=?us-ascii?Q?9UMkOo+D97eyyPuS16nTkhVQnMdZWqg7H2TJAtLhZLCgoz0eeEzXH5bPWZKV?=
=?us-ascii?Q?zCK5Dl2ry67thZ9sAnNB1ETiPVnBepP3Xm/IcEmZ5AHe176iUHtgOPgVkX2o?=
=?us-ascii?Q?ZinktYEcBs3zjmuIHwk2n3Yc3A9z+2AA+K6wJC6oB2dzwJQGrp8SYAzjd4DV?=
=?us-ascii?Q?uYrxBt/qbr9XqJoc6htr8HvsYEqF9+EpYGBXbKa/1U06QOPqmKfHcHLhY1r6?=
=?us-ascii?Q?jK8lHmwV8sio10X2E4sAAAvv74rI3NQEXCPk+d31daCyY6/9T3ZogLWQBJhv?=
=?us-ascii?Q?veKaqEu7YgEkV4V3KzNuhCmzYgqLfOEjXr6IZ6SDDoucgYW//cvljYsWQ35H?=
=?us-ascii?Q?+egj6ztGSpJrqKFQahJ4Gvrzp+Ntyf6gyBmx9iz8Bfj3hlEJh7aR0KBmx6PQ?=
=?us-ascii?Q?4/NVwW5eQ5AKJXotek7UpeC1tNZuWGdv6RVnS8aNTwKhziD9GhU7UJ7yp4Qk?=
=?us-ascii?Q?7oh9Uk6GrBxmwXTolEtQujKgq5XKOreB91znHy2sSxjDnbHH1ORiL+9J80H9?=
=?us-ascii?Q?EjmRtqKUcfxKh6tWdl2XqTzs61d7uSGy+XUsGlyGfLVS71n1DTHhKiRSCGto?=
=?us-ascii?Q?iqTF4mSBeTotvY082rzWgJva1su4hFXccrtTSVQujwR5ay1LYUZfQW1mZ6By?=
=?us-ascii?Q?KdmzD9p6E5uFCvq4ptOk3OV5j/rAQIitBNvnRwmZmhJasr3dE39O77FEfSzF?=
=?us-ascii?Q?cpuS4zdtF+Z6xZCr3BCFK1mEddWfKbjymz1HoJ/hPV5eG6y7NeQ6ccbgYm1+?=
=?us-ascii?Q?wh2zC8ewA/spd2+crjdNfqyys5L1F+U8B8sv9jRgzdEeNRv76cL+kCsZEZii?=
=?us-ascii?Q?pjrcrSwlR3OGQzbWNP0MMcIDKx6oVUnxv+iCHcsgLhNS+vrl55+dvIseyWi4?=
=?us-ascii?Q?wfirX/DPspjms88YpHaylMlW8k4pU7qehszBfFOVqCo4AAA13LE37X6duf0u?=
=?us-ascii?Q?tK+2yEd7QHD3O619TrEjrVlQu5Ok/Ulcma6bjfi+LK9DClXIqvgY3myjWc4s?=
=?us-ascii?Q?4XbbFRsStsAcYUusUYO33dk7T64I?=
x-ms-exchange-transport-forked: True
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM8PR12MB5400.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: a31c581d-4ce9-4e23-1705-08d993a54cf5
X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Oct 2021 08:40:41.9095 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: orika@nvidia.com
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5037
Subject: Re: [dpdk-dev] [PATCH v2 5/9] ethdev: fix VLAN spelling including
VLAN ID case
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
<mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
<mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>
Hi Andrew,
> -----Original Message-----
> From: Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>
> Subject: [PATCH v2 5/9] ethdev: fix VLAN spelling including VLAN ID case
>=20
> Signed-off-by: Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>
> ---
> lib/ethdev/rte_ethdev.c | 2 +-
> lib/ethdev/rte_ethdev.h | 30 +++++++++++++++---------------
> lib/ethdev/rte_flow.h | 6 +++---
> 3 files changed, 19 insertions(+), 19 deletions(-)
>=20
> diff --git a/lib/ethdev/rte_ethdev.c b/lib/ethdev/rte_ethdev.c
> index acb667c112..9d1793e216 100644
> --- a/lib/ethdev/rte_ethdev.c
> +++ b/lib/ethdev/rte_ethdev.c
> @@ -3707,7 +3707,7 @@ rte_eth_dev_vlan_filter(uint16_t port_id, uint16_t =
vlan_id, int on)
>=20
> if (!(dev->data->dev_conf.rxmode.offloads &
> DEV_RX_OFFLOAD_VLAN_FILTER)) {
> - RTE_ETHDEV_LOG(ERR, "Port %u: vlan-filtering disabled\n",
> + RTE_ETHDEV_LOG(ERR, "Port %u: VLAN-filtering disabled\n",
> port_id);
> return -ENOSYS;
> }
> diff --git a/lib/ethdev/rte_ethdev.h b/lib/ethdev/rte_ethdev.h
> index d903f51196..2c35caf000 100644
> --- a/lib/ethdev/rte_ethdev.h
> +++ b/lib/ethdev/rte_ethdev.h
> @@ -444,7 +444,7 @@ enum rte_vlan_type {
> };
>=20
> /**
> - * A structure used to describe a vlan filter.
> + * A structure used to describe a VLAN filter.
> * If the bit corresponding to a VID is set, such VID is on.
> */
> struct rte_vlan_filter_conf {
> @@ -805,7 +805,7 @@ rte_eth_rss_hf_refine(uint64_t rss_hf)
> #define RTE_RETA_GROUP_SIZE 64
>=20
> /**@{@name VMDq and DCB maximums */
> -#define ETH_VMDQ_MAX_VLAN_FILTERS 64 /**< Maximum nb. of VMDq vlan fil=
ters. */
> +#define ETH_VMDQ_MAX_VLAN_FILTERS 64 /**< Maximum nb. of VMDq VLAN fil=
ters. */
> #define ETH_DCB_NUM_USER_PRIORITIES 8 /**< Maximum nb. of DCB prioritie=
s. */
> #define ETH_VMDQ_DCB_NUM_QUEUES 128 /**< Maximum nb. of VMDq DCB que=
ues. */
> #define ETH_DCB_NUM_QUEUES 128 /**< Maximum nb. of DCB queues. =
*/
> @@ -906,11 +906,11 @@ struct rte_eth_vmdq_tx_conf {
> * of an Ethernet port.
> *
> * Using this feature, packets are routed to a pool of queues, based
> - * on the vlan id in the vlan tag, and then to a specific queue within
> - * that pool, using the user priority vlan tag field.
> + * on the VLAN ID in the VLAN tag, and then to a specific queue within
> + * that pool, using the user priority VLAN tag field.
> *
> * A default pool may be used, if desired, to route all traffic which
> - * does not match the vlan filter rules.
> + * does not match the VLAN filter rules.
> */
> struct rte_eth_vmdq_dcb_conf {
> enum rte_eth_nb_pools nb_queue_pools; /**< With DCB, 16 or 32 pools */
> @@ -918,9 +918,9 @@ struct rte_eth_vmdq_dcb_conf {
> uint8_t default_pool; /**< The default pool, if applicable */
> uint8_t nb_pool_maps; /**< We can have up to 64 filters/mappings */
> struct {
> - uint16_t vlan_id; /**< The vlan id of the received frame */
> + uint16_t vlan_id; /**< The VLAN ID of the received frame */
> uint64_t pools; /**< Bitmask of pools for packet Rx */
> - } pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]; /**< VMDq vlan pool maps. */
> + } pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]; /**< VMDq VLAN pool maps. */
> /** Selects a queue in a pool */
> uint8_t dcb_tc[ETH_DCB_NUM_USER_PRIORITIES];
> };
> @@ -930,8 +930,8 @@ struct rte_eth_vmdq_dcb_conf {
> * not combined with the DCB feature.
> *
> * Using this feature, packets are routed to a pool of queues. By defaul=
t,
> - * the pool selection is based on the MAC address, the vlan id in the
> - * vlan tag as specified in the pool_map array.
> + * the pool selection is based on the MAC address, the VLAN ID in the
> + * VLAN tag as specified in the pool_map array.
> * Passing the ETH_VMDQ_ACCEPT_UNTAG in the rx_mode field allows pool
> * selection using only the MAC address. MAC address to pool mapping is =
done
> * using the rte_eth_dev_mac_addr_add function, with the pool parameter
> @@ -941,7 +941,7 @@ struct rte_eth_vmdq_dcb_conf {
> * it is enabled or revert to the first queue of the pool if not.
> *
> * A default pool may be used, if desired, to route all traffic which
> - * does not match the vlan filter rules or any pool MAC address.
> + * does not match the VLAN filter rules or any pool MAC address.
> */
> struct rte_eth_vmdq_rx_conf {
> enum rte_eth_nb_pools nb_queue_pools; /**< VMDq only mode, 8 or 64 pool=
s */
> @@ -951,9 +951,9 @@ struct rte_eth_vmdq_rx_conf {
> uint8_t nb_pool_maps; /**< We can have up to 64 filters/mappings */
> uint32_t rx_mode; /**< Flags from ETH_VMDQ_ACCEPT_* */
> struct {
> - uint16_t vlan_id; /**< The vlan id of the received frame */
> + uint16_t vlan_id; /**< The VLAN ID of the received frame */
> uint64_t pools; /**< Bitmask of pools for packet Rx */
> - } pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]; /**< VMDq vlan pool maps. */
> + } pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]; /**< VMDq VLAN pool maps. */
> };
>=20
> /**
> @@ -3127,9 +3127,9 @@ int rte_eth_dev_fw_version_get(uint16_t port_id,
> * and RTE_PTYPE_L3_IPV4 are announced, the PMD must return the followin=
g
> * packet types for these packets:
> * - Ether/IPv4 -> RTE_PTYPE_L2_ETHER | RTE_PTYPE_L3_IPV4
> - * - Ether/Vlan/IPv4 -> RTE_PTYPE_L2_ETHER_VLAN | RTE_PTYPE_L3_I=
PV4
> + * - Ether/VLAN/IPv4 -> RTE_PTYPE_L2_ETHER_VLAN | RTE_PTYPE_L3_I=
PV4
> * - Ether/[anything else] -> RTE_PTYPE_L2_ETHER
> - * - Ether/Vlan/[anything else] -> RTE_PTYPE_L2_ETHER_VLAN
> + * - Ether/VLAN/[anything else] -> RTE_PTYPE_L2_ETHER_VLAN
> *
> * When a packet is received by a PMD, the most precise type must be
> * returned among the ones supported. However a PMD is allowed to set
> @@ -3275,7 +3275,7 @@ int rte_eth_dev_set_vlan_strip_on_queue(uint16_t po=
rt_id, uint16_t
> rx_queue_id,
> * @param port_id
> * The port identifier of the Ethernet device.
> * @param vlan_type
> - * The vlan type.
> + * The VLAN type.
> * @param tag_type
> * The Tag Protocol ID
> * @return
> diff --git a/lib/ethdev/rte_flow.h b/lib/ethdev/rte_flow.h
> index 45b360d4ac..e3c2277582 100644
> --- a/lib/ethdev/rte_flow.h
> +++ b/lib/ethdev/rte_flow.h
> @@ -2181,7 +2181,7 @@ enum rte_flow_action_type {
> RTE_FLOW_ACTION_TYPE_OF_PUSH_VLAN,
>=20
> /**
> - * Implements OFPAT_SET_VLAN_VID ("set the 802.1q VLAN id") as
> + * Implements OFPAT_SET_VLAN_VID ("set the 802.1q VLAN ID") as
> * defined by the OpenFlow Switch Specification.
> *
> * See struct rte_flow_action_of_set_vlan_vid.
> @@ -2853,11 +2853,11 @@ struct rte_flow_action_of_push_vlan {
> /**
> * RTE_FLOW_ACTION_TYPE_OF_SET_VLAN_VID
> *
> - * Implements OFPAT_SET_VLAN_VID ("set the 802.1q VLAN id") as defined b=
y
> + * Implements OFPAT_SET_VLAN_VID ("set the 802.1q VLAN ID") as defined b=
y
> * the OpenFlow Switch Specification.
> */
> struct rte_flow_action_of_set_vlan_vid {
> - rte_be16_t vlan_vid; /**< VLAN id. */
> + rte_be16_t vlan_vid; /**< VLAN ID. */
> };
>=20
> /**
> --
> 2.30.2
Acked-by: Ori Kam <orika@nvidia.com>
Best,
Ori