From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9D11543BED; Mon, 26 Feb 2024 14:32:33 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3DDD942E0C; Mon, 26 Feb 2024 14:32:33 +0100 (CET) Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.18]) by mails.dpdk.org (Postfix) with ESMTP id 27EE340144 for ; Mon, 26 Feb 2024 14:32:30 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1708954352; x=1740490352; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=cncgBdGSo6MMyGFD5Gi0FVjrqRKd/mkpi2OVpDARWC4=; b=Nf4jEi3Z4yjnEQWGiC0ywOxuwc6T7feiEZfg0L2+JruFB3+mHGbeB39Y OzNJLL14VLpHzswQF5nm87AbD+446FBZfRkBJZ0tkMp1wIC1Fs1SnC+e0 IGWSjWy2m2f1aWpLyCjWSiJysaw+l/mU5N/5fUifF2sXeKjx/2eljFZcr 8i8Ysm4dGNkcp2NuLbNbZlN2lFrF0TslsisC9wiVwx3DpQD0oppOJMw9/ BFoos0tyz2BL06OVmE8Fkr2I9WVpgwazKPDexTnYEgB4dlWZHj6btaSP8 6J8nQLxyCcczkoMY6uOM8RfjKLuHk/wTmxVR+gFqvwnVx12plDPxkjZUe A==; X-IronPort-AV: E=McAfee;i="6600,9927,10995"; a="3353651" X-IronPort-AV: E=Sophos;i="6.06,185,1705392000"; d="scan'208,217";a="3353651" Received: from orviesa006.jf.intel.com ([10.64.159.146]) by orvoesa110.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Feb 2024 05:32:30 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,185,1705392000"; d="scan'208,217";a="7103166" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by orviesa006.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 26 Feb 2024 05:32:29 -0800 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 26 Feb 2024 05:32:28 -0800 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Mon, 26 Feb 2024 05:32:28 -0800 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.101) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Mon, 26 Feb 2024 05:32:28 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=co9v9hzAiQfU87VcPc5QCtrQ6B+nvGR75crPnd0y4BL82E82+1x8F9oReZl+uhwAKxkaGlbwQcTpZfP0zmydWKCCcYd27p6E6GL8kZo9iD8DfcTrkSb1+04GYOSsUdPdip+2cb377cvnzSdSyEE1U3lPZYy+px5jRUBszCS/CfTJpSsKZoOJQtMjLOUp7Jx+9rLY3461tlYH9ZN5QmoOHJdcUC/PyaLFT0wXb6EGNg0TQjIdLmMJdsJy2LLi5aVv1Vujy2ywOEIKKlIPbSyv4u0nrRu1sOSU24CdEcBCOEpiIzIe+jOPXOHqny5Lc+NF7Bl+Q7uifr5qOeXFK3lC/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wGxTIUR8U7njBfKik6VmGMHxFYDF2sOfaqJnD1LQSec=; b=gjrL2tAajcSmGWAMT8KTZcv/Z11+Fml0ugVeEUz0q9PiOpPqz+4RQxolFIDSdikNGbLruzzqQSsqyUbH6gxe7gJgw48hLFXOn4Nzkqcm+xiBYcluIwnn6s1zhPzVNMbwqK2EGrA0r+PtAgnBkCe/H5TiVa91EMr90j7rlteI2MKfyc6Gw27e6jRxwtxVGW+6fIUDi35yDRInPu9L0DLEOaEBNqFUUaAxjYPWr5NXh11vLNJAm/wku+rQGbka4eAqdFkb2Q5ZIUUaR515YBTMK47xDOm3RKXL54jEgST0Vdqw4t7b08OvrnmwB3BuXiZyDjqVgGfbzlLoHWPMFBZuNA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from DS0PR11MB7458.namprd11.prod.outlook.com (2603:10b6:8:145::13) by DS0PR11MB7333.namprd11.prod.outlook.com (2603:10b6:8:13e::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7339.24; Mon, 26 Feb 2024 13:32:26 +0000 Received: from DS0PR11MB7458.namprd11.prod.outlook.com ([fe80::70c:b6b3:bf44:888c]) by DS0PR11MB7458.namprd11.prod.outlook.com ([fe80::70c:b6b3:bf44:888c%4]) with mapi id 15.20.7339.024; Mon, 26 Feb 2024 13:32:26 +0000 From: "Ji, Kai" To: "Power, Ciara" , "dev@dpdk.org" CC: "gakhil@marvell.com" , "Kusztal, ArkadiuszX" Subject: Re: [PATCH v2 0/4] add new QAT gen3 and gen5 Thread-Topic: [PATCH v2 0/4] add new QAT gen3 and gen5 Thread-Index: AQHaZmrSk3ZDTwK//0edSbqDc8Tj9bEco4Jr Date: Mon, 26 Feb 2024 13:32:26 +0000 Message-ID: References: <20231219155124.4133385-1-ciara.power@intel.com> <20240223151255.3310490-1-ciara.power@intel.com> In-Reply-To: <20240223151255.3310490-1-ciara.power@intel.com> Accept-Language: en-GB, en-US, en-IE Content-Language: en-GB X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: DS0PR11MB7458:EE_|DS0PR11MB7333:EE_ x-ms-office365-filtering-correlation-id: 1f213d0a-e8b5-47cf-f356-08dc36cf5f7c x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: IfgSKCBWNjoyXI0QweIYFJ7ANFgNa0Ngb1cz8OcLDn7wcy2s9xU7JAHsTi9m0SBts8YBPNIIb2m5oPbkT+ATZw645kjHEVuXl1mxFIsWM/qndj9tO6hTyWx1yvpVFgS4x3tuteIGslbtrQ34baszGxKobYI37HwC6ttitaS6/erY5JvxNRoEJkkowk/2KLq3C+jqt5ZQd5P45kgAE3Jx0MJbl3fVUKV21UjsjZMB8J9wFwpCPIxOpGNGQjY/Ts5FShVfI5OGQ0tFuRb2W9A8AcbHSaTHCZadvxHUFlZSWdMalefXtR/fXm8NxQRN26fxv3J/Vq4IFet2GeMQ4koDhgOSyMF/jmFtMEF6uSt+/8NUS+7i42tEsIoCuB8zrA1Ede0cOBCVEVRTQnP/co15ctJ4kLV8zjMgt5QWv8eXDYJpT4otGH8QgxOXQaPjM6lwVKjDq3IRF8JC1B7f87+jXVJcCKrOjS6kwv/Yph8rERSOPBDMUYeCEjk4FuOywW1nqa1Tzn7ApXJ7iDsd2ajcX89wh2GBE/hTtFbctxye/yPqDirnLznu/NR2JL1k28YgFRPR+p2SH4AvwQTZQmXhhmX0HNEep7DDr7OwLNhN5cDD7ISbKvUJXxWnkqmYJcj3fDFb/SPsLN2gsRVTLeLUIMzvpr0QA+jY1GqosVE/O5mwpaDaHZp1e/FPiHXAzRvTFTySe0f7KAnY9/ecWOtnPsyzx5NaGBk0hTkHX4Ydbeg= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DS0PR11MB7458.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(38070700009); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?qNZGTZsaBvpSzSR6GGQ4iFDIR16Li7C764vC+NS8dj0AUBrQ51grwCL6Gblt?= =?us-ascii?Q?uio+jG8DjtW13Xjg2raPQdSKqAOW63sMlFpIuNDYuJCDGA7BhAZc+3ENH0ng?= =?us-ascii?Q?Q9PG0XNR/L+w8Gc0ICyNuOLifTAavHonpJAyrtPYXGjKf6JtVN+6qYQjo2Uh?= =?us-ascii?Q?ggIXOox/MLa3q0ub8px+0pLJ8kVynk/fv2TeCzDS6glciY7OazbfiD9rhCTZ?= =?us-ascii?Q?8genystQlfQEkaTirTmRTAQ5dPsUOePUbk2TGU9UTN8vK09zXjtD+YDo+lTD?= =?us-ascii?Q?BLHm5G7jBBdCUU20+KROLOhEu0nZ8XEJo8kZGSPzQldLRplNZGqtGP0cBFLl?= =?us-ascii?Q?IOB2x7/petA7Lmg86XTdeW25MzjIbqM0Dzg/3lrzc2O5dPSx/7yOGJo3L1xp?= =?us-ascii?Q?10XjNiGDpmMOTyUEVHxzj/pv4r4E5b77NCuYsyb5zRDs8lJBxpGmHHOANsFY?= =?us-ascii?Q?WwPfJ13QGP+6pvFp5SA+eua3M7tjdPwkHHl9mMSRSOuGukLAGSRn4vfgzS+8?= =?us-ascii?Q?r0XRg+dke1u6WRWKhhiE6Gs8yUspDsgxQ3HMdBL3jiJw2IHb+0Oc44/O+hkd?= =?us-ascii?Q?0RoJLq8ckgqOZKdmNoZmU8OHWzu56V6MSlBVAVtpgOy6NpgVMrmtdt9pqFXV?= =?us-ascii?Q?jFGWSxZuaPqjTxuewvb5czm6OpfIXCaS2PMWdSy4Pg5MLoeVn33u+QOgWUHU?= =?us-ascii?Q?jmXxb939f/kXi/iLXJ6WqIso4s97CQgQXGhEbDh9rdOjVkF641HVhnZxsqgn?= =?us-ascii?Q?hIzAhJkoJmad0Bu63v6qB502mNU9WqG3P0l6mDUy+oS4EZTfzBtkbdQixlmV?= =?us-ascii?Q?rzdytryjS2nmd4sGq0zbMOKw/OK00TSmaaC51kdskbegIPOm+8sLikzT38hS?= =?us-ascii?Q?L0PMo2oy4J+hl2mttSyJaiuQFZkJPFoQGPtlOaSXIRzSxFvm20NfuapTPu7J?= =?us-ascii?Q?/1uH1Giil4SrfJobM8LXAHaY2nVUb4B9UOZAgNRn4gXKBxsA7k3GoIsfwoEC?= =?us-ascii?Q?BbtcGLEsubIE+1SjeLUyTcruCoKVjqUrs7Xr5hTJ997atu+KnuhBUpmGLXB9?= =?us-ascii?Q?Y91mQC1N/q6APdrDLxRELXoIJWAPRjjiuZlv2ECKtRD39+KNrR8G1xiqw4Gp?= =?us-ascii?Q?UXEM8i46kxaf73uVGqtLIAjSFZCGZB1triadcTvSaO1dxsGGwDLS1uifwZer?= =?us-ascii?Q?Rkdej7ZOmbp496P2kf8swnWL9D+nHl0/zBeW2q/EKgwDGMcfxko/GX0Ggii6?= =?us-ascii?Q?SbJEmur99w0MPyPsAXp+R5DjAoxXSD7DiyWN+g+S6u7axpB5E+hAHpLYiA0W?= =?us-ascii?Q?rC/QNNHxtvTTvOs0EdzfKM5KQWktVml8cZDERUzx7zJCDBM7ll3Ml2Hu0aat?= =?us-ascii?Q?AJS4axFMVxP5h9TlaAu5Eg41h31wInkRKrbziK/1FM819GU3sv0vgTe7DB5g?= =?us-ascii?Q?8jTR76ujfcsVUi8ImJxlSE5Up2s9jbTibDNKQlQma+bU57dEFMjZjIpqGN7v?= =?us-ascii?Q?T3ouPZk2cLdfVOw9TcfC/JwQbkXD0p6bEPfwIJxF0209sRBk05sAcZC/kFrl?= =?us-ascii?Q?fCklgTPS30nsPYh5aZY=3D?= Content-Type: multipart/alternative; boundary="_000_DS0PR11MB745809B3EFC4AAE391C3F6A5815A2DS0PR11MB7458namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DS0PR11MB7458.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1f213d0a-e8b5-47cf-f356-08dc36cf5f7c X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Feb 2024 13:32:26.7683 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: G9WDt4zDkC1rq34Aaz8jTA4T+P1vuX9jbJD9UGXX1VBfzBNcs1QPyGAqfB8iumh0xwV1b/umzz9Zo68UDtWycw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR11MB7333 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org --_000_DS0PR11MB745809B3EFC4AAE391C3F6A5815A2DS0PR11MB7458namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Series-acked-by: Kai Ji ________________________________ From: Power, Ciara Sent: 23 February 2024 15:12 To: dev@dpdk.org Cc: gakhil@marvell.com ; Ji, Kai ; Ku= sztal, ArkadiuszX ; Power, Ciara Subject: [PATCH v2 0/4] add new QAT gen3 and gen5 This patchset adds support for two new QAT devices. A new GEN3 device, and a GEN5 device, both of which have wireless slice support for algorithms such as ZUC-256. Symmetric, asymmetric and compression are all supported for these devices. v2: - New patch added for gen5 device that reuses gen4 code, and new gen3 wireless slice changes. - Removed patch to disable asymmetric and compression. - Documentation updates added. - Fixed ZUC-256 IV modification for raw API path. - Fixed setting extended protocol flag bit position. - Added check for ZUC-256 wireless slice in slice map. Ciara Power (4): common/qat: add new gen3 device common/qat: add zuc256 wireless slice for gen3 common/qat: add new gen3 CMAC macros common/qat: add gen5 device doc/guides/compressdevs/qat_comp.rst | 1 + doc/guides/cryptodevs/qat.rst | 6 + doc/guides/rel_notes/release_24_03.rst | 7 + drivers/common/qat/dev/qat_dev_gen4.c | 31 ++- drivers/common/qat/dev/qat_dev_gen5.c | 51 ++++ drivers/common/qat/dev/qat_dev_gens.h | 54 ++++ drivers/common/qat/meson.build | 3 + drivers/common/qat/qat_adf/icp_qat_fw.h | 6 +- drivers/common/qat/qat_adf/icp_qat_fw_la.h | 24 ++ drivers/common/qat/qat_adf/icp_qat_hw.h | 26 +- drivers/common/qat/qat_common.h | 1 + drivers/common/qat/qat_device.c | 19 ++ drivers/common/qat/qat_device.h | 2 + drivers/compress/qat/dev/qat_comp_pmd_gen4.c | 8 +- drivers/compress/qat/dev/qat_comp_pmd_gen5.c | 73 +++++ drivers/compress/qat/dev/qat_comp_pmd_gens.h | 14 + drivers/crypto/qat/dev/qat_crypto_pmd_gen2.c | 7 +- drivers/crypto/qat/dev/qat_crypto_pmd_gen3.c | 63 ++++- drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c | 4 +- drivers/crypto/qat/dev/qat_crypto_pmd_gen5.c | 278 +++++++++++++++++++ drivers/crypto/qat/dev/qat_crypto_pmd_gens.h | 40 ++- drivers/crypto/qat/dev/qat_sym_pmd_gen1.c | 43 +++ drivers/crypto/qat/qat_sym_session.c | 177 ++++++++++-- drivers/crypto/qat/qat_sym_session.h | 2 + 24 files changed, 889 insertions(+), 51 deletions(-) create mode 100644 drivers/common/qat/dev/qat_dev_gen5.c create mode 100644 drivers/compress/qat/dev/qat_comp_pmd_gen5.c create mode 100644 drivers/crypto/qat/dev/qat_crypto_pmd_gen5.c -- 2.25.1 --_000_DS0PR11MB745809B3EFC4AAE391C3F6A5815A2DS0PR11MB7458namp_ Content-Type: text/html; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Series-acked-by: Kai Ji <kai= .ji@intel.com>

From: Power, Ciara <ciar= a.power@intel.com>
Sent: 23 February 2024 15:12
To: dev@dpdk.org <dev@dpdk.org>
Cc: gakhil@marvell.com <gakhil@marvell.com>; Ji, Kai <kai.j= i@intel.com>; Kusztal, ArkadiuszX <arkadiuszx.kusztal@intel.com>; = Power, Ciara <ciara.power@intel.com>
Subject: [PATCH v2 0/4] add new QAT gen3 and gen5
 
This patchset adds support for two new QAT devices= .
A new GEN3 device, and a GEN5 device, both of which have
wireless slice support for algorithms such as ZUC-256.

Symmetric, asymmetric and compression are all supported
for these devices.
 
v2:
  - New patch added for gen5 device that reuses gen4 code,
    and new gen3 wireless slice changes.
  - Removed patch to disable asymmetric and compression.
  - Documentation updates added.
  - Fixed ZUC-256 IV modification for raw API path.
  - Fixed setting extended protocol flag bit position.
  - Added check for ZUC-256 wireless slice in slice map.

Ciara Power (4):
  common/qat: add new gen3 device
  common/qat: add zuc256 wireless slice for gen3
  common/qat: add new gen3 CMAC macros
  common/qat: add gen5 device

 doc/guides/compressdevs/qat_comp.rst     &nb= sp;   |   1 +
 doc/guides/cryptodevs/qat.rst      &nbs= p;         |   6 +
 doc/guides/rel_notes/release_24_03.rst     &= nbsp; |   7 +
 drivers/common/qat/dev/qat_dev_gen4.c     &n= bsp;  |  31 ++-
 drivers/common/qat/dev/qat_dev_gen5.c     &n= bsp;  |  51 ++++
 drivers/common/qat/dev/qat_dev_gens.h     &n= bsp;  |  54 ++++
 drivers/common/qat/meson.build      &nb= sp;        |   3 +
 drivers/common/qat/qat_adf/icp_qat_fw.h     = |   6 +-
 drivers/common/qat/qat_adf/icp_qat_fw_la.h   |  24 ++<= br>  drivers/common/qat/qat_adf/icp_qat_hw.h     = |  26 +-
 drivers/common/qat/qat_common.h      &n= bsp;       |   1 +
 drivers/common/qat/qat_device.c      &n= bsp;       |  19 ++
 drivers/common/qat/qat_device.h      &n= bsp;       |   2 +
 drivers/compress/qat/dev/qat_comp_pmd_gen4.c |   8 +-
 drivers/compress/qat/dev/qat_comp_pmd_gen5.c |  73 +++++
 drivers/compress/qat/dev/qat_comp_pmd_gens.h |  14 +
 drivers/crypto/qat/dev/qat_crypto_pmd_gen2.c |   7 +-
 drivers/crypto/qat/dev/qat_crypto_pmd_gen3.c |  63 ++++-
 drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c |   4 +-
 drivers/crypto/qat/dev/qat_crypto_pmd_gen5.c | 278 ++++++++++++++++++= +
 drivers/crypto/qat/dev/qat_crypto_pmd_gens.h |  40 ++-
 drivers/crypto/qat/dev/qat_sym_pmd_gen1.c    |  4= 3 +++
 drivers/crypto/qat/qat_sym_session.c     &nb= sp;   | 177 ++++++++++--
 drivers/crypto/qat/qat_sym_session.h     &nb= sp;   |   2 +
 24 files changed, 889 insertions(+), 51 deletions(-)
 create mode 100644 drivers/common/qat/dev/qat_dev_gen5.c
 create mode 100644 drivers/compress/qat/dev/qat_comp_pmd_gen5.c
 create mode 100644 drivers/crypto/qat/dev/qat_crypto_pmd_gen5.c

--
2.25.1

--_000_DS0PR11MB745809B3EFC4AAE391C3F6A5815A2DS0PR11MB7458namp_--