From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 839E0A00C5; Fri, 9 Sep 2022 11:31:46 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 28CD140A7E; Fri, 9 Sep 2022 11:31:46 +0200 (CEST) Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2062.outbound.protection.outlook.com [40.107.243.62]) by mails.dpdk.org (Postfix) with ESMTP id A59914003F; Fri, 9 Sep 2022 11:31:44 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ChBJ2rgbHgQDsXgZ2YN0F6KoU9MrymXeyum6OX3+9eKCL8fLobtB2g2un/WTumWCh98SB40OI9PoBdyp5Kp1fOcJIhrV7wLnclTOatU1B/4TTQa5YoWje7ePbyh4If0CnsGnMYs5pKVGL/IuaLWnG9p/QvWtnGJpg34EMwl0YBrR5+aQoaLxvNg2/cNS0hQN2E0mhnQsG4gmTqf5XnANI7j0hP1Qi3F2av4zTV/aGhfeYJSHo/rgwKxHEw9oDk5tWVf4xUH7zYlq8LHehXsXayvARGiCfa+ZDIfWepoKP9DLVVjbB0n3Wd5lL+a4dwXYWBrM4E8rdtIuZBnUV0074w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DSFoVHAAw41soZ+R/EsuOThWZjHwrRhpVt9CR3OemOg=; b=CXxAimZ1cL2dUtOM+1jp1DA/Q5Bd0y5MzZuXo7eAHb45NGrISyY+oIZtbqAEjO9DjQZc+0mkBzPhAz0Mb8eqSIiyJupocZkMp/5OlfE26jNuN/YUVEG5grWPNtba1ztbNOp6tCdZsjaTxdbw9x5fOKEgw2bcEJ44fgJy5sXGXXeRsJL+Sfdriqb/giz4TKD9iH+4UlmblDUys7qxUMrL51iKq0JSyRBtTAo9ZbSTEgbyYemZspgqX+KtIWaYJBg7OcNqbCRtHh9ReHGem/xbaB4R/1WbWhjAYdaAu2MgyXR5OgcteMz3it53ma+I3vecEuXkN+0c9inTUSMm/q5GMw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=DSFoVHAAw41soZ+R/EsuOThWZjHwrRhpVt9CR3OemOg=; b=jmLktb+sLw2YJwD06cR/60UNzWqMffZ40RnPzjQzBJqEf2rwht2xLX5rLI6NqiJvr1z9oYhPgNa7+eAsTs4Q6yfm/QCli6mxMyrZHwUJZDou20URwc7sUylK13T1zZR+ejdBgq5OM5bOY8ohGLfz0MwetSStKA+XUH1M30h+XBQ= Received: from MW2PR12MB2538.namprd12.prod.outlook.com (2603:10b6:907:5::14) by SA0PR12MB4368.namprd12.prod.outlook.com (2603:10b6:806:9f::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.16; Fri, 9 Sep 2022 09:31:42 +0000 Received: from MW2PR12MB2538.namprd12.prod.outlook.com ([fe80::c57e:5ef8:1335:e1f4]) by MW2PR12MB2538.namprd12.prod.outlook.com ([fe80::c57e:5ef8:1335:e1f4%6]) with mapi id 15.20.5588.018; Fri, 9 Sep 2022 09:31:42 +0000 From: "Namburu, Chandu-babu" To: "Modali, Bhagyada" , "Yigit, Ferruh" CC: "dev@dpdk.org" , "stable@dpdk.org" Subject: RE: [PATCH v2] net/axgbe: support segmented Tx Thread-Topic: [PATCH v2] net/axgbe: support segmented Tx Thread-Index: AQHYw68N3W91DC7onkq7guFc3C8nOK3W1mhQ Date: Fri, 9 Sep 2022 09:31:42 +0000 Message-ID: References: <20220908165817.6536-1-bhagyada.modali@amd.com> <20220908181503.7584-1-bhagyada.modali@amd.com> In-Reply-To: <20220908181503.7584-1-bhagyada.modali@amd.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Enabled=true; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_SetDate=2022-09-09T09:31:08Z; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Method=Privileged; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Name=Public-AIP 2.0; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_ActionId=6bec2050-0144-4ece-9bc4-87b0d07b2fad; MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_ContentBits=1 msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_enabled: true msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_setdate: 2022-09-09T09:31:39Z msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_method: Privileged msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_name: Public-AIP 2.0 msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_siteid: 3dd8961f-e488-4e60-8e11-a82d994e183d msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_actionid: 4e4532bf-ac9d-49aa-a0f7-22ebc3c8a9bd msip_label_d4243a53-6221-4f75-8154-e4b33a5707a1_contentbits: 0 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com; x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: d369c8b5-ae7d-4286-936a-08da92461ae0 x-ms-traffictypediagnostic: SA0PR12MB4368:EE_ x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: mEIp8LP6emM/wXpsn4y7IkjrS5BChFy/oJTOKc1h5Topupitc14mStuy3LXVd5+bpp2fYVBpthJKyEHTntmZycj7Wp5BC7Yl6rB1pfOjYI8fgXfRTG1p1VUQA+xYu9OAc4ajO8PIwTmhMVW713KMge/DuE2AK6Kpl2xiwQTPIATz8+yjy/jIk/dxF34R+GVhEC+LDV8Gyfi5WfnrVEPXHu0hlR8BYMyiBcf80QbcMPNBy4ETadsJhMEx3uOF77aMgr1evbuZyW83clH5Hw2/wIaQ9TAYibJaZUrv2TDI/RpEjbb+074Y9mP58+gi93b/lAGtpuBWRT0PWxEu/xpFDpG1YhHSquXUrD+kFX0dIbYsmjq7gxa/g2QNMUyhXmVtHolq6P30+pQcq2n3NegFUqKjoftHp7EWleRrXmx4o5JnfhiCCVB3d6MNDX2N8ixiVI+bkyFjOVqEqosh3eHG64+f20s71p1pYbRWdm6LBG1rTfDtWJGVkDaBkg0FgESqps5QQXnC0/A/nhTfF6XVcME1XrUGpSmR4N5Biw1NIdD8sopdAs34Vr77cFOOr7C1Yji8GsLbHsNbHBZYG6e06izzrxa+m3+6spHUvy/yP910oTuVXXm/+pGtF8nE+7c4o2+kXhXyKg/VBSr6QWVG2Q+Mw1S/QHnKPiSeadbfC2+5tpzp6xPAr7Ldn2ZC3P0E3JLNT/DAxKwHXzNG6NWGftVTPKZ4XLX38+NdlfEy2Do4I2CKBaTwDc1CBbb/9vEfp9yB98WK6qXqJiBRqs8lEw== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MW2PR12MB2538.namprd12.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230016)(4636009)(346002)(376002)(136003)(39860400002)(366004)(396003)(38070700005)(53546011)(26005)(7696005)(86362001)(9686003)(6506007)(478600001)(33656002)(71200400001)(41300700001)(186003)(38100700002)(122000001)(83380400001)(55016003)(64756008)(66476007)(66446008)(8676002)(8936002)(4326008)(450100002)(66946007)(76116006)(5660300002)(52536014)(66556008)(2906002)(110136005)(6636002)(54906003)(316002); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?3f3G79o6yITbjnCn1+AYv3LCg/azPdJ+/VpjoHkv3+gqbyzYBR2lUNJ62AeY?= =?us-ascii?Q?dxD7RMRisnfUfFJxNYctAujRtR54h9hEKc/ljomhKciv/69C1WkMmPvONA33?= =?us-ascii?Q?sidLOpgPG2cGoyrclG2CwJLN9/ppSYsyIhUWAFZGD2uq4XHHNTpT82TsmSyU?= =?us-ascii?Q?mGnY85bbYXMryZP2z9ryLcaTrn5ny9QBWCIoFUuax02UK/VvUiVkN5nJrL7E?= =?us-ascii?Q?e+13Vs3rBBkywhKlP250CeuyOWnyZniLcQBg1+HzUNAtEfidQMsQkMwuGFwn?= =?us-ascii?Q?jQ8KDosecd4dk21oj59N9OB2QKNT8+z7vBM/GM2HehQ8AC490jXRrNJuMsCU?= =?us-ascii?Q?W9Bd4v5qib+qmlSYrsfxR6X82b2jwfi7I6km4Bq0CQbSEkkx2TaeGq4DUw2O?= =?us-ascii?Q?PsnlvkQmk+zUL8KDEUTo91HaINfxl0Q53sjASpAiH2fgh8bEv/iSPPBBVGsB?= =?us-ascii?Q?KL1+KnZZ8jhottXnUssvUZcvvJtSGo4ZlA6CGhUQgK7qewh7eh54nD8Z+69L?= =?us-ascii?Q?2dI6l4wieoqgcUxLf6qCsWn229tH5uY+Lq0vYvR4gpdsHiM7uAgjur6Twmy8?= =?us-ascii?Q?2+Tc4mL4whOpXYo71Fo/vj467x4i+2YeUgqPdX4VeAvi6YpZdRC1o7/SP8cx?= =?us-ascii?Q?nsX2illFl5xrIC4E0WLvQH5XHGsYxRTaW3h0vFOYkXbTIq2gdoE/IQTL88nv?= =?us-ascii?Q?Xa62+DpRO2cdxsHuj+jmFr58d/p3OfPRoAOKel+CT3GfxBtf0b3yWjzSgxd0?= =?us-ascii?Q?x1FTQ1svHBaNUG2eo2RZ2a5vnFhKmDc/bJpBp0j3Fc5tCfMIRUrSqbkG1Rqd?= =?us-ascii?Q?PTVX8kbQRSWazyfVxWjSkbGOhEEtG2RjdRjxIQ769o4qF9djES0Wdspa1kn9?= =?us-ascii?Q?zGjOPefpuCAb/FnaMwSJXWaqgeU9vPWRGwt9T+nK6P2hp92Rxb/Jdxgz6d+Z?= =?us-ascii?Q?vBiebW9iohIzv0VOUwtA5ARvL4JDLL4HnH9arO/RD5APAEL7BtcIbCgEeWe/?= =?us-ascii?Q?UbahQbs689lTkiDcB1tiy9J6QwxU62yvE7W4f86NkftrqK1pikNSP1aJcJfC?= =?us-ascii?Q?Nb2HuxOi0zb4XdEYuZwZ4eaH0NJSOMZFTdYvTAj45yBzCi0t2rY0hwmz++/j?= =?us-ascii?Q?1jYaFZBLv3Er78CyRbs2rftm/gIQppP2SDrx/Nf+TsC1/FQG9w1MErNEokBn?= =?us-ascii?Q?qoYw4igM9RAkkg4NqF1xjmN0fBebq5w2fdyj29oiRV4A+fRUTROKVRBzR2Wl?= =?us-ascii?Q?+5Rjpq6eGB613qhrHIpY7ncsOR8PKXzapwSXlxgJD8TgLh1drZkDPESJqlkI?= =?us-ascii?Q?hoY5FmZuauNVU6COGHChs/ODNg7hWrbUtBinDbSBwGYBvVvCfTtOSiflCtA4?= =?us-ascii?Q?+bXcmn6M9FT7L79uBi/RL7FoYAp/bmEuH1UtCUiBcIfZZv5yJYl3LwuaYvAU?= =?us-ascii?Q?Vg7cIM0F9Vit65EnJoJgpy5iVdDsXSTtaurmwbwAFHM0qPyW7WDYrQ+IlX7m?= =?us-ascii?Q?pNXek+QGcUToSfOr/Gn4vwTx1BjjJc/MwKVMFymrPBZsUVnbvQXRVCVoGiHk?= =?us-ascii?Q?pJv4DwlIUJ09MF0hx3VS4yFuCnL9vVUsW5rbrsD+?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW2PR12MB2538.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: d369c8b5-ae7d-4286-936a-08da92461ae0 X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Sep 2022 09:31:42.2325 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ZGjW1oNgiLGYB0UZOABM2ZSz47KPbizKKLD9OER9dNBluvIzYmRToEmGycgT0AAE5b45WuqrY75bwGCo1Qg4yA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR12MB4368 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org [Public] Acked-by: Chandubabu Namburu -----Original Message----- From: Modali, Bhagyada =20 Sent: Thursday, September 8, 2022 11:45 PM To: Namburu, Chandu-babu ; Yigit, Ferruh Cc: dev@dpdk.org; stable@dpdk.org; Modali, Bhagyada Subject: [PATCH v2] net/axgbe: support segmented Tx Enable segmented tx support and add jumbo packet transmit capability Signed-off-by: Bhagyada Modali --- drivers/net/axgbe/axgbe_ethdev.c | 1 + drivers/net/axgbe/axgbe_ethdev.h | 1 + drivers/net/axgbe/axgbe_rxtx.c | 213 ++++++++++++++++++++++++++++++- drivers/net/axgbe/axgbe_rxtx.h | 4 + 4 files changed, 218 insertions(+), 1 deletion(-) diff --git a/drivers/net/axgbe/axgbe_ethdev.c b/drivers/net/axgbe/axgbe_eth= dev.c index e6822fa711..b071e4e460 100644 --- a/drivers/net/axgbe/axgbe_ethdev.c +++ b/drivers/net/axgbe/axgbe_ethdev.c @@ -1228,6 +1228,7 @@ axgbe_dev_info_get(struct rte_eth_dev *dev, struct rt= e_eth_dev_info *dev_info) RTE_ETH_TX_OFFLOAD_VLAN_INSERT | RTE_ETH_TX_OFFLOAD_QINQ_INSERT | RTE_ETH_TX_OFFLOAD_IPV4_CKSUM | + RTE_ETH_TX_OFFLOAD_MULTI_SEGS | RTE_ETH_TX_OFFLOAD_UDP_CKSUM | RTE_ETH_TX_OFFLOAD_TCP_CKSUM; =20 diff --git a/drivers/net/axgbe/axgbe_ethdev.h b/drivers/net/axgbe/axgbe_eth= dev.h index e06d40f9eb..7f19321d88 100644 --- a/drivers/net/axgbe/axgbe_ethdev.h +++ b/drivers/net/axgbe/axgbe_ethdev.h @@ -582,6 +582,7 @@ struct axgbe_port { unsigned int tx_pbl; unsigned int tx_osp_mode; unsigned int tx_max_fifo_size; + unsigned int multi_segs_tx; =20 /* Rx settings */ unsigned int rx_sf_mode; diff --git a/drivers/net/axgbe/axgbe_rxtx.c b/drivers/net/axgbe/axgbe_rxtx.= c index 8b43e8160b..881ffa01db 100644 --- a/drivers/net/axgbe/axgbe_rxtx.c +++ b/drivers/net/axgbe/axgbe_rxtx.c @@ -544,6 +544,7 @@ int axgbe_dev_tx_queue_setup(struct rte_eth_dev *dev, u= int16_t queue_idx, unsigned int tsize; const struct rte_memzone *tz; uint64_t offloads; + struct rte_eth_dev_data *dev_data =3D dev->data; =20 tx_desc =3D nb_desc; pdata =3D dev->data->dev_private; @@ -611,7 +612,13 @@ int axgbe_dev_tx_queue_setup(struct rte_eth_dev *dev, = uint16_t queue_idx, if (!pdata->tx_queues) pdata->tx_queues =3D dev->data->tx_queues; =20 - if (txq->vector_disable || + if ((dev_data->dev_conf.txmode.offloads & + RTE_ETH_TX_OFFLOAD_MULTI_SEGS)) + pdata->multi_segs_tx =3D true; + + if (pdata->multi_segs_tx) + dev->tx_pkt_burst =3D &axgbe_xmit_pkts_seg; + else if (txq->vector_disable || rte_vect_get_max_simd_bitwidth() < RTE_VECT_SIMD_128) dev->tx_pkt_burst =3D &axgbe_xmit_pkts; else @@ -762,6 +769,29 @@ void axgbe_dev_enable_tx(struct rte_eth_dev *dev) AXGMAC_IOWRITE_BITS(pdata, MAC_TCR, TE, 1); } =20 +/* Free Tx conformed mbufs segments */ +static void +axgbe_xmit_cleanup_seg(struct axgbe_tx_queue *txq) { + volatile struct axgbe_tx_desc *desc; + uint16_t idx; + + idx =3D AXGBE_GET_DESC_IDX(txq, txq->dirty); + while (txq->cur !=3D txq->dirty) { + if (unlikely(idx =3D=3D txq->nb_desc)) + idx =3D 0; + desc =3D &txq->desc[idx]; + /* Check for ownership */ + if (AXGMAC_GET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN)) + return; + memset((void *)&desc->desc2, 0, 8); + /* Free mbuf */ + rte_pktmbuf_free_seg(txq->sw_ring[idx]); + txq->sw_ring[idx++] =3D NULL; + txq->dirty++; + } +} + /* Free Tx conformed mbufs */ static void axgbe_xmit_cleanup(struct axgbe_tx_queue *txq) { @@ -854,6 +8= 84,187 @@ static int axgbe_xmit_hw(struct axgbe_tx_queue *txq, return 0; } =20 +/* Tx Descriptor formation for segmented mbuf + * Each mbuf will require multiple descriptors */ + +static int +axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq, + struct rte_mbuf *mbuf) +{ + volatile struct axgbe_tx_desc *desc; + uint16_t idx; + uint64_t mask; + int start_index; + uint32_t pkt_len =3D 0; + int nb_desc_free; + struct rte_mbuf *tx_pkt; + + nb_desc_free =3D txq->nb_desc - (txq->cur - txq->dirty); + + if (mbuf->nb_segs > nb_desc_free) { + axgbe_xmit_cleanup_seg(txq); + nb_desc_free =3D txq->nb_desc - (txq->cur - txq->dirty); + if (unlikely(mbuf->nb_segs > nb_desc_free)) + return RTE_ETH_TX_DESC_UNAVAIL; + } + + idx =3D AXGBE_GET_DESC_IDX(txq, txq->cur); + desc =3D &txq->desc[idx]; + /* Saving the start index for setting the OWN bit finally */ + start_index =3D idx; + + tx_pkt =3D mbuf; + /* Max_pkt len =3D 9018 ; need to update it according to Jumbo pkt size *= / + pkt_len =3D tx_pkt->pkt_len; + + /* Update buffer address and length */ + desc->baddr =3D rte_mbuf_data_iova(tx_pkt); + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L, + tx_pkt->data_len); + /* Total msg length to transmit */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FL, + tx_pkt->pkt_len); + /* Timestamp enablement check */ + if (mbuf->ol_flags & RTE_MBUF_F_TX_IEEE1588_TMST) + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, TTSE, 1); + + rte_wmb(); + /* Mark it as First Descriptor */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FD, 1); + /* Mark it as a NORMAL descriptor */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CTXT, 0); + /* configure h/w Offload */ + mask =3D mbuf->ol_flags & RTE_MBUF_F_TX_L4_MASK; + if (mask =3D=3D RTE_MBUF_F_TX_TCP_CKSUM || mask =3D=3D RTE_MBUF_F_TX_UDP_= CKSUM) + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CIC, 0x3); + else if (mbuf->ol_flags & RTE_MBUF_F_TX_IP_CKSUM) + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CIC, 0x1); + rte_wmb(); + + if (mbuf->ol_flags & (RTE_MBUF_F_TX_VLAN | RTE_MBUF_F_TX_QINQ)) { + /* Mark it as a CONTEXT descriptor */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3, + CTXT, 1); + /* Set the VLAN tag */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3, + VT, mbuf->vlan_tci); + /* Indicate this descriptor contains the VLAN tag */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3, + VLTV, 1); + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, VTIR, + TX_NORMAL_DESC2_VLAN_INSERT); + } else { + AXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, VTIR, 0x0); + } + rte_wmb(); + + /* Save mbuf */ + txq->sw_ring[idx] =3D tx_pkt; + /* Update current index*/ + txq->cur++; + + tx_pkt =3D tx_pkt->next; + + while (tx_pkt !=3D NULL) { + idx =3D AXGBE_GET_DESC_IDX(txq, txq->cur); + desc =3D &txq->desc[idx]; + + /* Update buffer address and length */ + desc->baddr =3D rte_mbuf_data_iova(tx_pkt); + + AXGMAC_SET_BITS_LE(desc->desc2, + TX_NORMAL_DESC2, HL_B1L, tx_pkt->data_len); + + rte_wmb(); + + /* Mark it as a NORMAL descriptor */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CTXT, 0); + /* configure h/w Offload */ + mask =3D mbuf->ol_flags & RTE_MBUF_F_TX_L4_MASK; + if (mask =3D=3D RTE_MBUF_F_TX_TCP_CKSUM || + mask =3D=3D RTE_MBUF_F_TX_UDP_CKSUM) + AXGMAC_SET_BITS_LE(desc->desc3, + TX_NORMAL_DESC3, CIC, 0x3); + else if (mbuf->ol_flags & RTE_MBUF_F_TX_IP_CKSUM) + AXGMAC_SET_BITS_LE(desc->desc3, + TX_NORMAL_DESC3, CIC, 0x1); + + rte_wmb(); + + /* Set OWN bit */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); + rte_wmb(); + + /* Save mbuf */ + txq->sw_ring[idx] =3D tx_pkt; + /* Update current index*/ + txq->cur++; + + tx_pkt =3D tx_pkt->next; + } + + /* Set LD bit for the last descriptor */ + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, LD, 1); + rte_wmb(); + + /* Update stats */ + txq->bytes +=3D pkt_len; + + /* Set OWN bit for the first descriptor */ + desc =3D &txq->desc[start_index]; + AXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1); + rte_wmb(); + + return 0; +} + +/* Eal supported tx wrapper- Segmented*/ uint16_t=20 +axgbe_xmit_pkts_seg(void *tx_queue, struct rte_mbuf **tx_pkts, + uint16_t nb_pkts) +{ + PMD_INIT_FUNC_TRACE(); + + struct axgbe_tx_queue *txq; + uint16_t nb_desc_free; + uint16_t nb_pkt_sent =3D 0; + uint16_t idx; + uint32_t tail_addr; + struct rte_mbuf *mbuf =3D NULL; + + if (unlikely(nb_pkts =3D=3D 0)) + return nb_pkts; + + txq =3D (struct axgbe_tx_queue *)tx_queue; + + nb_desc_free =3D txq->nb_desc - (txq->cur - txq->dirty); + if (unlikely(nb_desc_free <=3D txq->free_thresh)) { + axgbe_xmit_cleanup_seg(txq); + nb_desc_free =3D txq->nb_desc - (txq->cur - txq->dirty); + if (unlikely(nb_desc_free =3D=3D 0)) + return 0; + } + + while (nb_pkts--) { + mbuf =3D *tx_pkts++; + + if (axgbe_xmit_hw_seg(txq, mbuf)) + goto out; + nb_pkt_sent++; + } +out: + /* Sync read and write */ + rte_mb(); + idx =3D AXGBE_GET_DESC_IDX(txq, txq->cur); + tail_addr =3D low32_value(txq->ring_phys_addr + + idx * sizeof(struct axgbe_tx_desc)); + /* Update tail reg with next immediate address to kick Tx DMA channel*/ + AXGMAC_DMA_IOWRITE(txq, DMA_CH_TDTR_LO, tail_addr); + txq->pkts +=3D nb_pkt_sent; + return nb_pkt_sent; +} + /* Eal supported tx wrapper*/ uint16_t axgbe_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts, diff --git a/dr= ivers/net/axgbe/axgbe_rxtx.h b/drivers/net/axgbe/axgbe_rxtx.h index 2a33033= 9cd..c19d6d9db1 100644 --- a/drivers/net/axgbe/axgbe_rxtx.h +++ b/drivers/net/axgbe/axgbe_rxtx.h @@ -167,6 +167,10 @@ int axgbe_dev_fw_version_get(struct rte_eth_dev *eth_d= ev, =20 uint16_t axgbe_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts, uint16_t nb_pkts); + +uint16_t axgbe_xmit_pkts_seg(void *tx_queue, struct rte_mbuf **tx_pkts, + uint16_t nb_pkts); + uint16_t axgbe_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts, uint16_t nb_pkts); =20 -- 2.25.1