From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E97E3A00C2; Mon, 26 Sep 2022 13:02:22 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 8C91A4069B; Mon, 26 Sep 2022 13:02:22 +0200 (CEST) Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) by mails.dpdk.org (Postfix) with ESMTP id 64A1B40695 for ; Mon, 26 Sep 2022 13:02:21 +0200 (CEST) Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id 28PLvEfr012996; Mon, 26 Sep 2022 04:02:20 -0700 Received: from nam12-dm6-obe.outbound.protection.outlook.com (mail-dm6nam12lp2169.outbound.protection.outlook.com [104.47.59.169]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3jt1dp5cr6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 26 Sep 2022 04:02:20 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QXI+4tiXXIxnkxDZfpKj8DC/dQ2B6aPS3lRbzL05K76CCTQnm33HbOJYSjnn0Kxoct0eqkeGGnQpkHFG6r92lECSD7O+2dY8Ui9FTBPmhfN6Jbtt4H892OUEvUfWitQ1fmkctdJThEGCk+VM5trd5TMBtzwyI0+o4hxNMJJ1CFdDn+ZTMRcqQMvuXdyOz44OC4i5hXeumcbvwjFZ/12VVVHgq0XEiyg3ILfYXaqhj027dmsjWTYPuq6qB6Z9AiSM+gt7+nYuEDA+S0V/lKgkx4Wbh8NdWjpvWw56ZNNmm9KRRobiQHK6ZLyhPrmjHKK0APqGFWid62R2VN8iMj7tJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0qAw2OOSjbCb6AJYzbGuMd45Slo0ik7UZfoWjdnSiao=; b=k9+CFSwFR/G0QMIDC+xNfOEU9CHE9BKKsagsryMSzVi4yqfpM8YYSGIQvNVu3hKfxRQK69mRTRIxkEKFchEfsNffJtvO/6M+hxEnYYOcvM55IG1Ver1XmgzY3wn+yNs4zQ9npQ+XglhCZDnlrYj4LYNewvi2+hKEMJEOGIvvSykU5qgWhgIeiZDIi3XeAv8LRqbtUKbExBIwZgY5TABDeGUseeU17cVxI3micNavOluyik2d8NWJcg7xxVbJ4bKh3KLxZfEVL5OBauIj0dw3weJOIZ+xIi/9Rr4HmAeTc8iZp2uCa4TzPx3BlJq0F+FuH6VInXYF5mFSnWS2D7TqGw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=marvell.com; dmarc=pass action=none header.from=marvell.com; dkim=pass header.d=marvell.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.onmicrosoft.com; s=selector1-marvell-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0qAw2OOSjbCb6AJYzbGuMd45Slo0ik7UZfoWjdnSiao=; b=tt37nOZR8GJolbX5RwNRlIDyEmxkZnHWp7KX6++wqPPYXZmgulmjqZoDgP8GhUzM1uA1lIjrPLldBfNidf/Ca2hnD086GGb7St66j958CVCgBYKcviQ4tpXUQ9ftq9jUA0ldFPdyNJVtx1Nljgu26LHXGgAS1rC6j9UP6ef+uJg= Received: from MW2PR18MB2282.namprd18.prod.outlook.com (2603:10b6:907:f::19) by PH0PR18MB3909.namprd18.prod.outlook.com (2603:10b6:510:2b::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.25; Mon, 26 Sep 2022 11:02:15 +0000 Received: from MW2PR18MB2282.namprd18.prod.outlook.com ([fe80::e510:877:7567:56ea]) by MW2PR18MB2282.namprd18.prod.outlook.com ([fe80::e510:877:7567:56ea%5]) with mapi id 15.20.5654.025; Mon, 26 Sep 2022 11:02:15 +0000 From: Volodymyr Fialko To: "Gujjar, Abhinandan S" , "dev@dpdk.org" , Jerin Jacob Kollanukkaran , Pavan Nikhilesh Bhagavatula , Shijith Thotton , Hemant Agrawal , Sachin Saxena , "Jayatheerthan, Jay" CC: Akhil Goyal , Anoob Joseph Subject: RE: [PATCH 1/3] eventdev: introduce event cryptodev vector type Thread-Topic: [PATCH 1/3] eventdev: introduce event cryptodev vector type Thread-Index: AQHYp+jydwxcVTu1J0OrhGXromWX2a3uk7GAgANJz5A= Date: Mon, 26 Sep 2022 11:02:14 +0000 Message-ID: References: <20220622013839.405771-1-vfialko@marvell.com> <20220804095907.97895-1-vfialko@marvell.com> <20220804095907.97895-2-vfialko@marvell.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW2PR18MB2282:EE_|PH0PR18MB3909:EE_ x-ms-office365-filtering-correlation-id: 40ce7b10-cc0f-4962-cd14-08da9fae91f3 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: iLtTcRCrcgeOPF3nnHtAor591k1hKr8Tw85tLbssQ219QiNfWe8wakIjkxa4Ts7IbYg3IEx4Z+8YgxoY0ces8bdu+KeqWsgR1FUhJO+92o5D+GVZk49uKAIGlO1rxi0+kzyVBTtyy1lzwBq9piLvRxtjcHeHANWRh36oykCboZmJvfVIprFHzuXqRhp+4non06PsGckhZF4IFolKPz0YCMA7/BE1cxwZANlMPDu9/ANeyz2q9phxEiN3dQ1A6dAiuDheDO2If0BWwZwgVbcISViOFzo0Z4n/GO7buOXUOtNQ9ir8O75YerBzTooWAwmGdDoW09TZ/3xBkICeUsImrVs/MVwxxO3r7jpYeRmU5Rc+1B9kY+SXBpRe5OnwX/hhC3yy+letqM4gFVj8NWwX/MrRiWchWsbnffyIZ/6K4fnvFEkDSsqTcM8Pm7fLvIzJYyPr3t88KyMACvAoZI9ZlT4+ENdb4SWTrTWlznPIAQz3M72+2k7626+hJFTcqXBopTu0bNqXisbcBIIv4fgb0VkcfEHGoHRD2J9S3tpkt7E1cBjPUcNS6JdCOl29jJsiGssr6YQLSCHFizY1K4H7FDCZv5MEwUFdJ1h1FydTyXzGzDD51OhjSeHK+KJRYfvO1VBmRnHZhOrh8eaXoIQy5YZz7FcXHYGiTqliHPcPtzoZy093P3oyn8XvPwXVPK/Ew6afDaubhZvkMek9/KZy9q7EAn9BIH6GCo48ujQqhVWKP18Qq158XqAeliS3Z4AV6EGisqWaKJHWeYna3RLSSGtIkxLDyH2pqM+0kPsuQ5Q= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MW2PR18MB2282.namprd18.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(4636009)(39860400002)(396003)(366004)(346002)(136003)(376002)(451199015)(86362001)(52536014)(8936002)(30864003)(316002)(5660300002)(54906003)(8676002)(66556008)(76116006)(55016003)(66476007)(110136005)(66946007)(66446008)(4326008)(64756008)(83380400001)(41300700001)(38100700002)(122000001)(53546011)(107886003)(7696005)(71200400001)(6506007)(33656002)(478600001)(26005)(921005)(186003)(9686003)(38070700005)(2906002)(559001)(579004); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?zmiuT0EHX8YJX/PCQcIKUCb45JDMXPt+YFjZtflCAuFAn+H6lKMlEem/Q9q1?= =?us-ascii?Q?deLLWuI27VnyEEW0j6NVcQouJiIfCzhSeZVrwNnI45EepItKM85hbDRcnu3h?= =?us-ascii?Q?GALggDn1U54nHyAh+w0wmIlfY6tzd0BDaVHuAYk+MnnBwuzrirHbHdQp7pkH?= =?us-ascii?Q?kr80hrUWfbIxrc0SFURDVwjQS6f8StNVi9skAZrxn0Nh1JH/Mf9OolUrWyKZ?= =?us-ascii?Q?dilYidcR/BwGXprHU5seAIug7l+a0w/KTEEGTxxaPdJcZY0aycOu6+3l2/ES?= =?us-ascii?Q?P3VknoB/agxkTkmEcnGX2yb7zt238EZ83TJIl8LxU0BnHAU6Cl0OzCsCFT5z?= =?us-ascii?Q?fjmfsItzlYwrgDCMDt/FkypNLpHh/mED2ed0CwU4vBj00Wroaf8YU77TIXKG?= =?us-ascii?Q?OmnHIxPsfi1cwJtvBrDQ/3ea7ud5/cGh5xLdkLP1IA67Mqsh+PTYkjrFNE9g?= =?us-ascii?Q?vBZ15IJHS+j6s69Z2FVGWnNqluaOPquEBD9oje2pQ+WmV396lnK9rT63Zv3f?= =?us-ascii?Q?MVfzB6pz6oSt5WUgnQsa/Ht8O+bzIiv7hliDqyrmd1aAfofo2+NhORNuTVkS?= =?us-ascii?Q?dY68nle0OD3b55DqL/Q/SBSF0MAW+VOCQhU6NreXUx+fLZx9z0npzey4VkFq?= =?us-ascii?Q?VSk+KJmVa7VubGz3a1WsP3z02lAtrLnSnegmgk7F+2F4dNptwNQhConbzTxF?= =?us-ascii?Q?SkBeznV1sWDt8ZYzu9+11FxNaLxMU9fzU08Dnv2qHVQu0d+/b3dE1UjFF86k?= =?us-ascii?Q?L2GrLxheSqu5XcmBCAM2PMh8IJ1pNp4l3UREbjAYsOuQi73Hvvs7ePcBXIk4?= =?us-ascii?Q?9sEBWjf4GvjmLHSaHgNjX+Ec6hvMOav6QKs+VVL1pwI8KQBuBpAsw2TgxI+h?= =?us-ascii?Q?JpXYVuZW9gnHHW/0kC6qe5zgdb84SoBtzpYqdyzXkfyzZIagMCuqmFquzhDc?= =?us-ascii?Q?EDQAkNMQYAGjjl/aM9LCVMmiyFWQWFfrkiLQ8ya1pzxmnVlxATULeH27aZ67?= =?us-ascii?Q?B6ebHBzhc/fcA0B74L8kfAkm4Wb+fey+QS72x7P4H0kzce9ULzQCOkyNU7Cf?= =?us-ascii?Q?Es56ClekIvXQwN+8ZrIcWgTH5xwKMGStIbiUcqBlEc2ykg52nPe28cVCFkme?= =?us-ascii?Q?piIeRM9L0LVCG7IogiXxIRI5DYF0lk+BvftN2fqtq1jixxpAu7yHNTXqqCJi?= =?us-ascii?Q?UaUcCEgbKlRVSTJQXTeKRNjI3xKEFzGAqdMESMQNTrGsx96ISzA6dafJAS0x?= =?us-ascii?Q?cLO57DlF49DzE0WhJRJefy2bu9FHhMTRQH2agw8KQHxsWTI4aQRZMQkrmiFH?= =?us-ascii?Q?IdaJMSOdZumlqXeTNdx3Gxrg3ToFKxJ78OVqGVzsIeecpLl8Ki3E6MJYHfOW?= =?us-ascii?Q?FFhd/Ffsv1bYCyOhadZVwwWDgO6J233wZ6iuJX+mVqBmjxMZLLGrHdGGNAyd?= =?us-ascii?Q?1Ybt+ZLx7YX6QK1g8qU3KbIcuWgXDZJs0OkW0MPSc6f4CsgNEVCmPqX0PziX?= =?us-ascii?Q?u6It+gjQ9icMG4SKgUgWNFOcxel9FbD6PJFqgZQj/85M8UFV4jpD7rEnVOEp?= =?us-ascii?Q?eOKnfMjWH2hPOkEnWSSDyomaQcNJ6TsKc7/muMWc?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: marvell.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW2PR18MB2282.namprd18.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 40ce7b10-cc0f-4962-cd14-08da9fae91f3 X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Sep 2022 11:02:14.7521 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 8ViSwS9T59+kxp+lN8IvYYsBbwtLRpgZX5l2V5YI8QZsZBYVSyvU/dEW5Vw9uQeO2xKS6cCbizC/0/iRbZifzw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR18MB3909 X-Proofpoint-ORIG-GUID: s2ZJx6Tn6NhGxVg95n4ysmtfbsy3Y4xP X-Proofpoint-GUID: s2ZJx6Tn6NhGxVg95n4ysmtfbsy3Y4xP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.895,Hydra:6.0.528,FMLib:17.11.122.1 definitions=2022-09-26_08,2022-09-22_02,2022-06-22_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org > -----Original Message----- > From: Gujjar, Abhinandan S > Sent: Saturday, September 24, 2022 10:44 AM > To: Volodymyr Fialko ; dev@dpdk.org; Jerin Jacob Kol= lanukkaran > ; Pavan Nikhilesh Bhagavatula ; Shijith Thotton > ; Hemant Agrawal ; Sachin S= axena > ; Jayatheerthan, Jay > Cc: Akhil Goyal ; Anoob Joseph > Subject: [EXT] RE: [PATCH 1/3] eventdev: introduce event cryptodev vector= type >=20 > External Email >=20 > ---------------------------------------------------------------------- >=20 >=20 > > -----Original Message----- > > From: Volodymyr Fialko > > Sent: Thursday, August 4, 2022 3:29 PM > > To: dev@dpdk.org; Jerin Jacob ; Gujjar, Abhinandan > > S ; Pavan Nikhilesh > > ; Shijith Thotton ; > > Hemant Agrawal ; Sachin Saxena > > ; Jayatheerthan, Jay > > > > Cc: gakhil@marvell.com; anoobj@marvell.com; Volodymyr Fialko > > > > Subject: [PATCH 1/3] eventdev: introduce event cryptodev vector type > > > > Introduce ability to aggregate crypto operations processed by event > > crypto adapter into single event containing rte_event_vector whose > > event type is RTE_EVENT_TYPE_CRYPTODEV_VECTOR. > > > > Application should set RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR in > > rte_event_crypto_adapter_queue_conf::flag and provide vector > > configuration with respect of rte_event_crypto_adapter_vector_limits, > > which could be obtained by calling > > rte_event_crypto_adapter_vector_limits_get, to enable vectorization. > > > > The event crypto adapter would be responsible for vectorizing the > > crypto operations based on provided response information in > > rte_event_crypto_metadata::response_info. > > > > Updated drivers and tests accordingly to new API. > > > > Signed-off-by: Volodymyr Fialko > > --- > > app/test-eventdev/test_perf_common.c | 10 +- > > app/test/test_event_crypto_adapter.c | 12 ++- > > .../prog_guide/event_crypto_adapter.rst | 23 +++- > > drivers/event/cnxk/cn10k_eventdev.c | 4 +- > > drivers/event/cnxk/cn9k_eventdev.c | 5 +- > > drivers/event/dpaa/dpaa_eventdev.c | 9 +- > > drivers/event/dpaa2/dpaa2_eventdev.c | 9 +- > > drivers/event/octeontx/ssovf_evdev.c | 4 +- > > lib/eventdev/eventdev_pmd.h | 35 +++++- > > lib/eventdev/eventdev_trace.h | 6 +- > > lib/eventdev/rte_event_crypto_adapter.c | 90 ++++++++++++++-- > > lib/eventdev/rte_event_crypto_adapter.h | 101 +++++++++++++++++- > > lib/eventdev/rte_event_eth_rx_adapter.h | 3 +- > > lib/eventdev/rte_eventdev.h | 8 ++ > > 14 files changed, 276 insertions(+), 43 deletions(-) > > >=20 > I don't see dataplane implementation of vectorization in the crypto adapt= er! > Is it missed out in the patch? > comments inline. >=20 Right now we are targeting crypto_cn10k PMD and ipsec-secgw event mode to s= upport vectorization. > > diff --git a/app/test-eventdev/test_perf_common.c b/app/test- > > eventdev/test_perf_common.c index 81420be73a..c770bc93f6 100644 > > --- a/app/test-eventdev/test_perf_common.c > > +++ b/app/test-eventdev/test_perf_common.c > > @@ -837,14 +837,14 @@ perf_event_crypto_adapter_setup(struct test_perf > > *t, struct prod_data *p) > > } > > > > if (cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > > - struct rte_event response_info; > > + struct rte_event_crypto_adapter_queue_conf conf; > > > > - response_info.event =3D 0; > > - response_info.sched_type =3D RTE_SCHED_TYPE_ATOMIC; > > - response_info.queue_id =3D p->queue_id; > > + memset(&conf, 0, sizeof(conf)); > > + conf.ev.sched_type =3D RTE_SCHED_TYPE_ATOMIC; > > + conf.ev.queue_id =3D p->queue_id; > > ret =3D rte_event_crypto_adapter_queue_pair_add( > > TEST_PERF_CA_ID, p->ca.cdev_id, p->ca.cdev_qp_id, > > - &response_info); > > + &conf); > > } else { > > ret =3D rte_event_crypto_adapter_queue_pair_add( > > TEST_PERF_CA_ID, p->ca.cdev_id, p->ca.cdev_qp_id, NULL); diff > > --git a/app/test/test_event_crypto_adapter.c > > b/app/test/test_event_crypto_adapter.c > > index 2ecc7e2cea..bb617c1042 100644 > > --- a/app/test/test_event_crypto_adapter.c > > +++ b/app/test/test_event_crypto_adapter.c > > @@ -1175,6 +1175,10 @@ test_crypto_adapter_create(void) static int > > test_crypto_adapter_qp_add_del(void) > > { > > + struct rte_event_crypto_adapter_queue_conf queue_conf =3D { > > + .ev =3D response_info, > > + }; > > + > > uint32_t cap; > > int ret; > > > > @@ -1183,7 +1187,7 @@ test_crypto_adapter_qp_add_del(void) > > > > if (cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > > ret =3D > > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > > - TEST_CDEV_ID, TEST_CDEV_QP_ID, > > &response_info); > > + TEST_CDEV_ID, TEST_CDEV_QP_ID, > > &queue_conf); > > } else > > ret =3D > > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > > TEST_CDEV_ID, TEST_CDEV_QP_ID, > > NULL); @@ -1206,6 +1210,10 @@ configure_event_crypto_adapter(enum > > rte_event_crypto_adapter_mode mode) > > .new_event_threshold =3D 1200, > > }; > > > > + struct rte_event_crypto_adapter_queue_conf queue_conf =3D { > > + .ev =3D response_info, > > + }; > > + > > uint32_t cap; > > int ret; > > > > @@ -1238,7 +1246,7 @@ configure_event_crypto_adapter(enum > > rte_event_crypto_adapter_mode mode) > > > > if (cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > > ret =3D > > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > > - TEST_CDEV_ID, TEST_CDEV_QP_ID, > > &response_info); > > + TEST_CDEV_ID, TEST_CDEV_QP_ID, > > &queue_conf); > > } else > > ret =3D > > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > > TEST_CDEV_ID, TEST_CDEV_QP_ID, NULL); diff --git > > a/doc/guides/prog_guide/event_crypto_adapter.rst > > b/doc/guides/prog_guide/event_crypto_adapter.rst > > index 4fb5c688e0..554df7e358 100644 > > --- a/doc/guides/prog_guide/event_crypto_adapter.rst > > +++ b/doc/guides/prog_guide/event_crypto_adapter.rst > > @@ -201,10 +201,10 @@ capability, event information must be passed to > > the add API. > > > > ret =3D rte_event_crypto_adapter_caps_get(id, evdev, &cap); > > if (cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > > - struct rte_event event; > > + struct rte_event_crypto_adapter_queue_conf conf; > > > > - // Fill in event information & pass it to add API > > - rte_event_crypto_adapter_queue_pair_add(id, cdev_id, q= p_id, > > &event); > > + // Fill in conf.event information & pass it to add API > > + rte_event_crypto_adapter_queue_pair_add(id, cdev_id, > > + qp_id, &conf); > > } else > > rte_event_crypto_adapter_queue_pair_add(id, cdev_id, > > qp_id, NULL); > > > > @@ -291,6 +291,23 @@ the ``rte_crypto_op``. > > rte_memcpy(op + len, &m_data, sizeof(m_data)); > > } > > > > +Enable event vectorization > > +~~~~~~~~~~~~~~~~~~~~~~~~~~ > > + > > +The event crypto adapter can aggregate outcoming crypto operations > > +based on provided response information of > > +``rte_event_crypto_metadata::response_info`` > > +and generate a ``rte_event`` containing ``rte_event_vector`` whose > > +event type is ``RTE_EVENT_TYPE_CRYPTODEV_VECTOR``. > > +To enable vectorization application should set > > +RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR in > > +``rte_event_crypto_adapter_queue_conf::flag`` and provide vector > > +configuration(size, mempool, etc.) with respect of > > +``rte_event_crypto_adapter_vector_limits``, which could be obtained > > +by calling ``rte_event_crypto_adapter_vector_limits_get()``. > > + > > +The RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR capability indicates > > +whether PMD supports this feature. > > + > > Start the adapter instance > > ~~~~~~~~~~~~~~~~~~~~~~~~~~ > > > > diff --git a/drivers/event/cnxk/cn10k_eventdev.c > > b/drivers/event/cnxk/cn10k_eventdev.c > > index 5a0cab40a9..e74ec57382 100644 > > --- a/drivers/event/cnxk/cn10k_eventdev.c > > +++ b/drivers/event/cnxk/cn10k_eventdev.c > > @@ -889,11 +889,11 @@ static int > > cn10k_crypto_adapter_qp_add(const struct rte_eventdev *event_dev, > > const struct rte_cryptodev *cdev, > > int32_t queue_pair_id, > > - const struct rte_event *event) > > + const struct rte_event_crypto_adapter_queue_conf > > *conf) > > { > > struct cnxk_sso_evdev *dev =3D cnxk_sso_pmd_priv(event_dev); > > > > - RTE_SET_USED(event); > > + RTE_SET_USED(conf); > > > > CNXK_VALID_DEV_OR_ERR_RET(event_dev->dev, "event_cn10k"); > > CNXK_VALID_DEV_OR_ERR_RET(cdev->device, "crypto_cn10k"); diff -- git > > a/drivers/event/cnxk/cn9k_eventdev.c > > b/drivers/event/cnxk/cn9k_eventdev.c > > index 2e27030049..45ed547cb0 100644 > > --- a/drivers/event/cnxk/cn9k_eventdev.c > > +++ b/drivers/event/cnxk/cn9k_eventdev.c > > @@ -1120,11 +1120,12 @@ cn9k_crypto_adapter_caps_get(const struct > > rte_eventdev *event_dev, static int cn9k_crypto_adapter_qp_add(const > > struct rte_eventdev *event_dev, > > const struct rte_cryptodev *cdev, > > - int32_t queue_pair_id, const struct rte_event *event) > > + int32_t queue_pair_id, > > + const struct rte_event_crypto_adapter_queue_conf > > *conf) > > { > > struct cnxk_sso_evdev *dev =3D cnxk_sso_pmd_priv(event_dev); > > > > - RTE_SET_USED(event); > > + RTE_SET_USED(conf); > > > > CNXK_VALID_DEV_OR_ERR_RET(event_dev->dev, "event_cn9k"); > > CNXK_VALID_DEV_OR_ERR_RET(cdev->device, "crypto_cn9k"); diff --git > > a/drivers/event/dpaa/dpaa_eventdev.c > > b/drivers/event/dpaa/dpaa_eventdev.c > > index ff6cc0be18..2b9ecd9fbf 100644 > > --- a/drivers/event/dpaa/dpaa_eventdev.c > > +++ b/drivers/event/dpaa/dpaa_eventdev.c > > @@ -26,6 +26,7 @@ > > #include > > #include > > #include > > +#include > > #include #include > > #include @@ -775,10 > > +776,10 @@ static int dpaa_eventdev_crypto_queue_add(const struct > > rte_eventdev *dev, > > const struct rte_cryptodev *cryptodev, > > int32_t rx_queue_id, > > - const struct rte_event *ev) > > + const struct rte_event_crypto_adapter_queue_conf *conf) > > { > > struct dpaa_eventdev *priv =3D dev->data->dev_private; > > - uint8_t ev_qid =3D ev->queue_id; > > + uint8_t ev_qid =3D conf->ev.queue_id; > > u16 ch_id =3D priv->evq_info[ev_qid].ch_id; > > int ret; > > > > @@ -786,10 +787,10 @@ dpaa_eventdev_crypto_queue_add(const struct > > rte_eventdev *dev, > > > > if (rx_queue_id =3D=3D -1) > > return dpaa_eventdev_crypto_queue_add_all(dev, > > - cryptodev, ev); > > + cryptodev, &conf->ev); > > > > ret =3D dpaa_sec_eventq_attach(cryptodev, rx_queue_id, > > - ch_id, ev); > > + ch_id, &conf->ev); > > if (ret) { > > DPAA_EVENTDEV_ERR( > > "dpaa_sec_eventq_attach failed: ret: %d\n", ret); diff - -git > > a/drivers/event/dpaa2/dpaa2_eventdev.c > > b/drivers/event/dpaa2/dpaa2_eventdev.c > > index ffc7b8b073..0137736794 100644 > > --- a/drivers/event/dpaa2/dpaa2_eventdev.c > > +++ b/drivers/event/dpaa2/dpaa2_eventdev.c > > @@ -26,6 +26,7 @@ > > #include > > #include > > #include > > +#include > > #include #include > > > > > > @@ -865,10 +866,10 @@ static int > > dpaa2_eventdev_crypto_queue_add(const struct rte_eventdev *dev, > > const struct rte_cryptodev *cryptodev, > > int32_t rx_queue_id, > > - const struct rte_event *ev) > > + const struct rte_event_crypto_adapter_queue_conf *conf) > > { > > struct dpaa2_eventdev *priv =3D dev->data->dev_private; > > - uint8_t ev_qid =3D ev->queue_id; > > + uint8_t ev_qid =3D conf->ev.queue_id; > > struct dpaa2_dpcon_dev *dpcon =3D priv->evq_info[ev_qid].dpcon; > > int ret; > > > > @@ -876,10 +877,10 @@ dpaa2_eventdev_crypto_queue_add(const struct > > rte_eventdev *dev, > > > > if (rx_queue_id =3D=3D -1) > > return dpaa2_eventdev_crypto_queue_add_all(dev, > > - cryptodev, ev); > > + cryptodev, &conf->ev); > > > > ret =3D dpaa2_sec_eventq_attach(cryptodev, rx_queue_id, > > - dpcon, ev); > > + dpcon, &conf->ev); > > if (ret) { > > DPAA2_EVENTDEV_ERR( > > "dpaa2_sec_eventq_attach failed: ret: %d\n", ret); diff --git > > a/drivers/event/octeontx/ssovf_evdev.c > > b/drivers/event/octeontx/ssovf_evdev.c > > index 9e14e35d10..17acd8ef64 100644 > > --- a/drivers/event/octeontx/ssovf_evdev.c > > +++ b/drivers/event/octeontx/ssovf_evdev.c > > @@ -745,12 +745,12 @@ static int > > ssovf_crypto_adapter_qp_add(const struct rte_eventdev *dev, > > const struct rte_cryptodev *cdev, > > int32_t queue_pair_id, > > - const struct rte_event *event) > > + const struct rte_event_crypto_adapter_queue_conf > > *conf) > > { > > struct cpt_instance *qp; > > uint8_t qp_id; > > > > - RTE_SET_USED(event); > > + RTE_SET_USED(conf); > > > > if (queue_pair_id =3D=3D -1) { > > for (qp_id =3D 0; qp_id < cdev->data->nb_queue_pairs; qp_id++) { dif= f > > --git a/lib/eventdev/eventdev_pmd.h b/lib/eventdev/eventdev_pmd.h > > index 69402668d8..bcfc9cbcb2 100644 > > --- a/lib/eventdev/eventdev_pmd.h > > +++ b/lib/eventdev/eventdev_pmd.h > > @@ -907,6 +907,7 @@ rte_event_pmd_selftest_seqn(struct rte_mbuf *mbuf) > > } > > > > struct rte_cryptodev; > > +struct rte_event_crypto_adapter_queue_conf; > > > > /** > > * This API may change without prior notice @@ -961,11 +962,11 @@ > > typedef int (*eventdev_crypto_adapter_caps_get_t) > > * - <0: Error code returned by the driver function. > > * > > */ > > -typedef int (*eventdev_crypto_adapter_queue_pair_add_t) > > - (const struct rte_eventdev *dev, > > - const struct rte_cryptodev *cdev, > > - int32_t queue_pair_id, > > - const struct rte_event *event); > > +typedef int (*eventdev_crypto_adapter_queue_pair_add_t)( > > + const struct rte_eventdev *dev, > > + const struct rte_cryptodev *cdev, > > + int32_t queue_pair_id, > > + const struct rte_event_crypto_adapter_queue_conf > > *queue_conf); > > > > > > /** > > @@ -1074,6 +1075,27 @@ typedef int > > (*eventdev_crypto_adapter_stats_reset) > > (const struct rte_eventdev *dev, > > const struct rte_cryptodev *cdev); > > > > +struct rte_event_crypto_adapter_vector_limits; > > +/** > > + * Get event vector limits for a given event, crypto device pair. > > + * > > + * @param dev > > + * Event device pointer > > + * > > + * @param cdev > > + * Crypto device pointer > > + * > > + * @param[out] limits > > + * Pointer to the limits structure to be filled. > > + * > > + * @return > > + * - 0: Success. > > + * - <0: Error code returned by the driver function. > > + */ > > +typedef int (*eventdev_crypto_adapter_vector_limits_get_t)( > > + const struct rte_eventdev *dev, const struct rte_cryptodev *cdev, > > + struct rte_event_crypto_adapter_vector_limits *limits); > > + > > /** > > * Retrieve the event device's eth Tx adapter capabilities. > > * > > @@ -1339,6 +1361,9 @@ struct eventdev_ops { > > /**< Get crypto stats */ > > eventdev_crypto_adapter_stats_reset crypto_adapter_stats_reset; > > /**< Reset crypto stats */ > > + eventdev_crypto_adapter_vector_limits_get_t > > + crypto_adapter_vector_limits_get; > > + /**< Get event vector limits for the crypto adapter */ > > > > eventdev_eth_rx_adapter_q_stats_get > > eth_rx_adapter_queue_stats_get; > > /**< Get ethernet Rx queue stats */ > > diff --git a/lib/eventdev/eventdev_trace.h > > b/lib/eventdev/eventdev_trace.h index 5ec43d80ee..d48cd58850 100644 > > --- a/lib/eventdev/eventdev_trace.h > > +++ b/lib/eventdev/eventdev_trace.h > > @@ -18,6 +18,7 @@ extern "C" { > > #include > > > > #include "rte_eventdev.h" > > +#include "rte_event_crypto_adapter.h" > > #include "rte_event_eth_rx_adapter.h" > > #include "rte_event_timer_adapter.h" > > > > @@ -271,11 +272,12 @@ RTE_TRACE_POINT( RTE_TRACE_POINT( > > rte_eventdev_trace_crypto_adapter_queue_pair_add, > > RTE_TRACE_POINT_ARGS(uint8_t adptr_id, uint8_t cdev_id, > > - const void *event, int32_t queue_pair_id), > > + int32_t queue_pair_id, > > + const struct rte_event_crypto_adapter_queue_conf *conf), > > rte_trace_point_emit_u8(adptr_id); > > rte_trace_point_emit_u8(cdev_id); > > rte_trace_point_emit_i32(queue_pair_id); > > - rte_trace_point_emit_ptr(event); > > + rte_trace_point_emit_ptr(conf); > > ) > > > > RTE_TRACE_POINT( > > diff --git a/lib/eventdev/rte_event_crypto_adapter.c > > b/lib/eventdev/rte_event_crypto_adapter.c > > index 7c695176f4..73a4f231e2 100644 > > --- a/lib/eventdev/rte_event_crypto_adapter.c > > +++ b/lib/eventdev/rte_event_crypto_adapter.c > > @@ -921,11 +921,12 @@ int > > rte_event_crypto_adapter_queue_pair_add(uint8_t id, > > uint8_t cdev_id, > > int32_t queue_pair_id, > > - const struct rte_event *event) > > + const struct rte_event_crypto_adapter_queue_conf > > *conf) > > { > > + struct rte_event_crypto_adapter_vector_limits limits; > > struct event_crypto_adapter *adapter; > > - struct rte_eventdev *dev; > > struct crypto_device_info *dev_info; > > + struct rte_eventdev *dev; > > uint32_t cap; > > int ret; > > > > @@ -951,11 +952,47 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > > id, > > } > > > > if ((cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) && > > - (event =3D=3D NULL)) { > > + (conf =3D=3D NULL)) { > > RTE_EDEV_LOG_ERR("Conf value can not be NULL for dev_id=3D%u", > > cdev_id); > > return -EINVAL; > > } > Newline? >=20 Ack > > + if ((conf !=3D NULL) && > Checking conf twice? Will rewrite as if conf =3D=3D NULL/else, to avoid double checking. > > + (conf->flags & RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR)) { > Else condition if the flags is not set? There's no additional handing for case when flag is no set. > > + if ((cap & > > RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR) =3D=3D 0) { > > + RTE_EDEV_LOG_ERR("Event vectorization is not > > supported," > > + "dev %" PRIu8 " cdev %" PRIu8, id, > > + cdev_id); > > + return -ENOTSUP; > > + } > > + > > + ret =3D rte_event_crypto_adapter_vector_limits_get( > > + adapter->eventdev_id, cdev_id, &limits); > > + if (ret < 0) { > > + RTE_EDEV_LOG_ERR("Failed to get event device vector > > " > > + "limits, dev %" PRIu8 " cdev %" PRIu8, > > + id, cdev_id); > > + return -EINVAL; > > + } > New line? Please check other cases. >=20 Ack > > + if (conf->vector_sz < limits.min_sz || > > + conf->vector_sz > limits.max_sz || > > + conf->vector_timeout_ns < limits.min_timeout_ns || > > + conf->vector_timeout_ns > limits.max_timeout_ns || > > + conf->vector_mp =3D=3D NULL) { > > + RTE_EDEV_LOG_ERR("Invalid event vector > > configuration," > > + " dev %" PRIu8 " cdev %" PRIu8, > > + id, cdev_id); > > + return -EINVAL; > > + } > > + if (conf->vector_mp->elt_size < > > + (sizeof(struct rte_event_vector) + > > + (sizeof(uintptr_t) * conf->vector_sz))) { > > + RTE_EDEV_LOG_ERR("Invalid event vector > > configuration," > > + " dev %" PRIu8 " cdev %" PRIu8, > > + id, cdev_id); > > + return -EINVAL; > > + } > > + } > > > > dev_info =3D &adapter->cdevs[cdev_id]; > > > > @@ -990,7 +1027,7 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > > id, > > ret =3D (*dev->dev_ops->crypto_adapter_queue_pair_add)(dev, > > dev_info->dev, > > queue_pair_id, > > - event); > > + conf); > > if (ret) > > return ret; > > > > @@ -1030,8 +1067,8 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > > id, > > rte_service_component_runstate_set(adapter->service_id, 1); > > } > > > > - rte_eventdev_trace_crypto_adapter_queue_pair_add(id, cdev_id, > > event, > > - queue_pair_id); > > + rte_eventdev_trace_crypto_adapter_queue_pair_add(id, cdev_id, > > + queue_pair_id, conf); > > return 0; > > } > > > > @@ -1290,3 +1327,44 @@ rte_event_crypto_adapter_event_port_get(uint8_t > > id, uint8_t *event_port_id) > > > > return 0; > > } > > + > > +int > > +rte_event_crypto_adapter_vector_limits_get( > > + uint8_t dev_id, uint16_t cdev_id, > > + struct rte_event_crypto_adapter_vector_limits *limits) { > > + struct rte_cryptodev *cdev; > > + struct rte_eventdev *dev; > > + uint32_t cap; > > + int ret; > > + > > + RTE_EVENTDEV_VALID_DEVID_OR_ERR_RET(dev_id, -EINVAL); > > + > > + if (!rte_cryptodev_is_valid_dev(cdev_id)) { > > + RTE_EDEV_LOG_ERR("Invalid dev_id=3D%" PRIu8, cdev_id); > > + return -EINVAL; > > + } > > + > > + if (limits =3D=3D NULL) > > + return -EINVAL; > Add appropriate error message like above? Ack, will add. > > + > > + dev =3D &rte_eventdevs[dev_id]; > > + cdev =3D rte_cryptodev_pmd_get_dev(cdev_id); > > + > > + ret =3D rte_event_crypto_adapter_caps_get(dev_id, cdev_id, &cap); > > + if (ret) { > > + RTE_EDEV_LOG_ERR("Failed to get adapter caps edev %" PRIu8 > > + "cdev %" PRIu16, dev_id, cdev_id); > > + return ret; > > + } > > + > > + if (!(cap & RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR)) > > + return -ENOTSUP; > Same here. Ack, will add. > > + > > + RTE_FUNC_PTR_OR_ERR_RET( > > + *dev->dev_ops->crypto_adapter_vector_limits_get, > > + -ENOTSUP); > > + > > + return dev->dev_ops->crypto_adapter_vector_limits_get( > > + dev, cdev, limits); > > +} > > diff --git a/lib/eventdev/rte_event_crypto_adapter.h > > b/lib/eventdev/rte_event_crypto_adapter.h > > index d90a19e72c..7dd6171b9b 100644 > > --- a/lib/eventdev/rte_event_crypto_adapter.h > > +++ b/lib/eventdev/rte_event_crypto_adapter.h > > @@ -253,6 +253,78 @@ struct rte_event_crypto_adapter_conf { > > */ > > }; > > > > +#define RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR 0x1 > > +/**< This flag indicates that crypto operations processed on the > > +crypto > > + * adapter need to be vectorized > > + * @see rte_event_crypto_adapter_queue_conf::flags > > + */ > > + > > +/** > > + * Adapter queue configuration structure */ struct > > +rte_event_crypto_adapter_queue_conf { > > + uint32_t flags; > > + /**< Flags for handling crypto operations > > + * @see RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR > > + */ > > + struct rte_event ev; > > + /**< If HW supports cryptodev queue pair to event queue binding, > > + * application is expected to fill in event information. > > + * @see > > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND > > + */ > > + uint16_t vector_sz; > > + /**< Indicates the maximum number for crypto operations to combine > > and > > + * form a vector. > > + * @see rte_event_crypto_adapter_vector_limits::min_sz > > + * @see rte_event_crypto_adapter_vector_limits::max_sz > > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > > set in > > + * @see rte_event_crypto_adapter_queue_conf::rx_queue_flags > rx_queue_flags?? Typo, should be conf::flags. > > + */ > > + uint64_t vector_timeout_ns; > > + /**< > > + * Indicates the maximum number of nanoseconds to wait for > > aggregating > > + * crypto operations. Should be within vectorization limits of the > > + * adapter > > + * @see rte_event_crypto_adapter_vector_limits::min_timeout_ns > > + * @see rte_event_crypto_adapter_vector_limits::max_timeout_ns > > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > > set in > > + * @see rte_event_crypto_adapter_queue_conf::flags > > + */ > > + struct rte_mempool *vector_mp; > > + /**< Indicates the mempool that should be used for allocating > > + * rte_event_vector container. > > + * Should be created by using `rte_event_vector_pool_create`. > > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > > set in > > + * @see rte_event_crypto_adapter_queue_conf::flags. > > + */ > > +}; > > + > > +/** > > + * A structure used to retrieve event crypto adapter vector limits. > > + */ > > +struct rte_event_crypto_adapter_vector_limits { > > + uint16_t min_sz; > > + /**< Minimum vector limit configurable. > > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > > + */ > > + uint16_t max_sz; > > + /**< Maximum vector limit configurable. > > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > > + */ > > + uint8_t log2_sz; > > + /**< True if the size configured should be in log2. > > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > > + */ > > + uint64_t min_timeout_ns; > > + /**< Minimum vector timeout configurable. > > + * @see rte_event_crypto_adapter_queue_conf::vector_timeout_ns > > + */ > > + uint64_t max_timeout_ns; > > + /**< Maximum vector timeout configurable. > > + * @see rte_event_crypto_adapter_queue_conf::vector_timeout_ns > > + */ > > +}; > > + > > /** > > * Function type used for adapter configuration callback. The callback= is > > * used to fill in members of the struct > > rte_event_crypto_adapter_conf, this @@ -392,10 +464,9 @@ > rte_event_crypto_adapter_free(uint8_t id); > > * Cryptodev queue pair identifier. If queue_pair_id is set -1, > > * adapter adds all the pre configured queue pairs to the instance. > > * > > - * @param event > > - * if HW supports cryptodev queue pair to event queue binding, > > application is > > - * expected to fill in event information, else it will be NULL. > > - * @see RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND > > + * @param conf > > + * Additional configuration structure of type > > + * *rte_event_crypto_adapter_queue_conf* > > * > > * @return > > * - 0: Success, queue pair added correctly. > > @@ -405,7 +476,7 @@ int > > rte_event_crypto_adapter_queue_pair_add(uint8_t id, > > uint8_t cdev_id, > > int32_t queue_pair_id, > > - const struct rte_event *event); > > + const struct rte_event_crypto_adapter_queue_conf > > *conf); > > > > /** > > * Delete a queue pair from an event crypto adapter. > > @@ -523,6 +594,26 @@ rte_event_crypto_adapter_service_id_get(uint8_t > > id, uint32_t *service_id); int > > rte_event_crypto_adapter_event_port_get(uint8_t > > id, uint8_t *event_port_id); > > > > +/** > > + * Retrieve vector limits for a given event dev and crypto dev pair. > > + * @see rte_event_crypto_adapter_vector_limits > > + * > > + * @param dev_id > > + * Event device identifier. > > + * @param cdev_id > > + * Crypto device identifier. > > + * @param [out] limits > > + * A pointer to rte_event_crypto_adapter_vector_limits structure > > +that has to > > + * be filled. > Space missing before "be filled" Ack > > + * > > + * @return > > + * - 0: Success. > > + * - <0: Error code on failure. > > + */ > > +int rte_event_crypto_adapter_vector_limits_get( > > + uint8_t dev_id, uint16_t cdev_id, > > + struct rte_event_crypto_adapter_vector_limits *limits); > > + > > /** > > * Enqueue a burst of crypto operations as event objects supplied in > > *rte_event* > > * structure on an event crypto adapter designated by its event > > *dev_id* through diff --git a/lib/eventdev/rte_event_eth_rx_adapter.h > > b/lib/eventdev/rte_event_eth_rx_adapter.h > > index 3608a7b2cf..c8f2936866 100644 > > --- a/lib/eventdev/rte_event_eth_rx_adapter.h > > +++ b/lib/eventdev/rte_event_eth_rx_adapter.h > > @@ -457,7 +457,8 @@ int rte_event_eth_rx_adapter_free(uint8_t id); > > * @see RTE_EVENT_ETH_RX_ADAPTER_CAP_MULTI_EVENTQ > > * > > * @param conf > > - * Additional configuration structure of type > > *rte_event_eth_rx_adapter_conf* > > + * Additional configuration structure of type > > + * *rte_event_eth_rx_adapter_queue_conf* > These changes are not relevant. Please consider sending separate patch. >=20 Ack, Will send this change as a separate patch. > > * > > * @return > > * - 0: Success, Receive queue added correctly. > > diff --git a/lib/eventdev/rte_eventdev.h b/lib/eventdev/rte_eventdev.h > > index > > 6a6f6ea4c1..1a737bf851 100644 > > --- a/lib/eventdev/rte_eventdev.h > > +++ b/lib/eventdev/rte_eventdev.h > > @@ -1203,6 +1203,9 @@ struct rte_event_vector { > > #define RTE_EVENT_TYPE_ETH_RX_ADAPTER_VECTOR = \ > > (RTE_EVENT_TYPE_VECTOR | RTE_EVENT_TYPE_ETH_RX_ADAPTER) /**< The > > event vector generated from eth Rx adapter. */ > > +#define RTE_EVENT_TYPE_CRYPTODEV_VECTOR = \ > > + (RTE_EVENT_TYPE_VECTOR | RTE_EVENT_TYPE_CRYPTODEV) /**< The > > event > > +vector generated from cryptodev adapter. */ > > > > #define RTE_EVENT_TYPE_MAX 0x10 > > /**< Maximum number of event types */ @@ -1420,6 +1423,11 @@ > > rte_event_timer_adapter_caps_get(uint8_t dev_id, uint32_t *caps); > > * the private data information along with the crypto session. > > */ > > > > +#define RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR 0x10 > > +/**< Flag indicates HW is capable of aggregating processed > > + * crypto operations into rte_event_vector. > > + */ > > + > > /** > > * Retrieve the event device's crypto adapter capabilities for the > > * specified cryptodev device > > -- > > 2.25.1