From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 7FA1545AA0; Thu, 3 Oct 2024 17:52:04 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6DB81402B1; Thu, 3 Oct 2024 17:52:04 +0200 (CEST) Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by mails.dpdk.org (Postfix) with ESMTP id 820A04014F for ; Thu, 3 Oct 2024 17:52:02 +0200 (CEST) Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4937nJEK031587; Thu, 3 Oct 2024 08:52:01 -0700 Received: from nam04-bn8-obe.outbound.protection.outlook.com (mail-bn8nam04lp2044.outbound.protection.outlook.com [104.47.74.44]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 421avda3fb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Oct 2024 08:52:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=XMrmCf0BnQpjQWtnaKWygscFCk/7HpsWYYcJx5FvIoIih3h2Uqd4bybvDcV4072IcRz+HsxHuuhwF8BR6pIm7fdd9zY//G43NdTAvNpdAfZK+7OgeND0CTdnib/d4ZQXiFxWB7gg6hhNZWlVW0w6qSLHBZiXrpcItA6krbbv+T27x3oWY1KrKYWSxTdVoQmYCtDZYGkbuz9UuGbol1aNc/6Zqa/0erZqg7E0MN+8IzgvKLDR4SbC2djeBuxwoDNdfOMIj902KhuXNs+PovSqPVcNeaADMpUdVThJUuk3X3H0hr8H9sQ84R1AVM0SBbNeLAz97r9UDuHTVqv4upU5Uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=upyCiQfRB2fP52qKwjF3p4BBJKVVlyCx3aH0UiZA2D8=; b=mowWqxZXNx1WumFHviZUsn3VNZFeFWF4CzYyDFwLAY1K03C3Oj/L+Nwl8l9PzY5RVJ/njkQVLaUlzvlw9RRGPUzOoez2npAyjNh6IWDls1QA7XAMgXj1hpqNzGBbP90VKNOZPNXLNivpq1OrzIavp1P5s5L2j0Iusw7GebMqKwtEy3oVZJPpytS4joIS+PhK9htde0Z6Oy5f6WnslBIDrmxUVRFMHNzZr81kWVuP2LeyXvP6nPScXdE1mx6ktHEkUpOYaRjgh8L+VPAEf1A8JplSfSI7Jl5n0pvg/uYa45vySuH2eSwL9s1aFf9NMZGr8FADpomRjHRuGndtntTAvA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=marvell.com; dmarc=pass action=none header.from=marvell.com; dkim=pass header.d=marvell.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=upyCiQfRB2fP52qKwjF3p4BBJKVVlyCx3aH0UiZA2D8=; b=TFGNu0XLLwvOzp4+uc8KNqrY6S+waNkbuefvDxN3WvLmHl24EFP0xxrSR8ahT2aeMuzf0RonDy13Xo4CNp+VhDC8WcuHzWyH6uqve1YeeoXgqjP1pJooJtVkq4Lw2Ah6enSM0EOiM5r+F2CNlUianSFE3UKlnbz8uluLklY3i7A= Received: from MW4PR18MB5244.namprd18.prod.outlook.com (2603:10b6:303:1e0::16) by CH0PR18MB4194.namprd18.prod.outlook.com (2603:10b6:610:bd::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18; Thu, 3 Oct 2024 15:51:57 +0000 Received: from MW4PR18MB5244.namprd18.prod.outlook.com ([fe80::52f3:9792:ee42:90b]) by MW4PR18MB5244.namprd18.prod.outlook.com ([fe80::52f3:9792:ee42:90b%5]) with mapi id 15.20.8026.017; Thu, 3 Oct 2024 15:51:57 +0000 From: Vamsi Krishna Attunuru To: Jerin Jacob CC: "fengchengwen@huawei.com" , "dev@dpdk.org" , "thomas@monjalon.net" , "kevin.laatz@intel.com" , "bruce.richardson@intel.com" , Jerin Jacob Subject: RE: [EXTERNAL] Re: [PATCH v0 1/1] dma/cnxk: support dma queue priority configuration Thread-Topic: [EXTERNAL] Re: [PATCH v0 1/1] dma/cnxk: support dma queue priority configuration Thread-Index: AQHbFZmBodCYrQSHQU6ElZbaledAFLJ1DMsAgAAfkLA= Date: Thu, 3 Oct 2024 15:51:57 +0000 Message-ID: References: <20241003131927.1374842-1-vattunuru@marvell.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW4PR18MB5244:EE_|CH0PR18MB4194:EE_ x-ms-office365-filtering-correlation-id: dbadc8b5-2e88-4d1a-70e0-08dce3c34f9e x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; ARA:13230040|366016|376014|1800799024|38070700018; x-microsoft-antispam-message-info: =?utf-8?B?clV0VWQrWkJhYWJyaU9qTXZkeHV5Y2diOGFlMEw5T1V1SkkxcURQUms1dWQz?= =?utf-8?B?WEs5NFFZQnI3SmhqMzFwUVlOK0w3L0Q0L0FyK2ZhbG5lNGxwODNuMVVoZUR6?= =?utf-8?B?NXpvYURoQ3UzWEUzTGRMSmF4YlJKcWZ6eG9rVW9TaVg3NS9SMG01d2ZjbWNv?= =?utf-8?B?ekJmK2FtVThUSGtReXVZL0I2K2MyV2JuQ2VkMVZMYTZFWkh1bklKMjJ1aWo3?= =?utf-8?B?Z1RjT0tSTWE3Y0c5dWFEcUpseVBiUy9yTWQxMENQQWZnanpvQVBQdzh5YjAw?= =?utf-8?B?Z3J4dEdrWjhnSmQwYTVkUG1tdmJ2Ti93L3JNQjN4S081K0tNYlZKdGV3Uzcv?= =?utf-8?B?Wi94ZGFFZDZFQjI2eVlTV1JvMnladTVjNlRwSm5wajJNR1ZZS2ZvNEJvRllo?= =?utf-8?B?dlRRem9VMGRZRm9zR2YwV0psSFZ6OENPMEhrZ1VpN2M2V2tSeEorY3E3cXow?= =?utf-8?B?c0VWMmtVQUQyK2FSMGgxK1JRZUtnT3JiRTBMRWJDN2c3aG9RT2tDOEdEdW81?= =?utf-8?B?cWtNZnByQjBPVmd5eEN2VFZzdFAzUXRPVVZXaDNMTktRMGE1bmZjYTlYaGFl?= =?utf-8?B?VGxYaTJqS1ozODZEbDJ6TEYvcjJJcGdqUVJQN2dPYit2b1R1L1VYZ3ZUMExI?= =?utf-8?B?MDVHZWs5TzdmY3FTVU1oSHZJTEVTUlRHeVFuNEtsZ3g2SlJyUkk0VndzWVBV?= =?utf-8?B?OWJtL3pPelBQbHhDTk9OSWRCRFNmRnZFeUt2T1BCWkpadlhCaytYUHFCeUZG?= =?utf-8?B?cGl0ZUEzV1VVV1I3dWFiaUpqYzdXdllYRmRhVTdXZ2plUHA4VlVjRkpJbFJC?= =?utf-8?B?RU84VVVhZkhmdU83QXc5SVBLMCtSN2h3aHVWVXVzVXZZOVhLWWNRMzlFYytv?= =?utf-8?B?QWIyVUxWVE43RmRRaUZWa0d4TkkrQWY5dFNIOS9lQmFqdDdFWit2QmJxbWxj?= =?utf-8?B?N2lTWkt5eWg2RjdRUWgwaXQvRFpKZ2pPQW1oM05Rc2tjN1VBcTFzaDFvbjdV?= =?utf-8?B?MDRycTZqa2NNYTM0a3oyMzNNSUhVbkkyaXNzamhLUGMyQTBncHMzeUZ2RE1t?= =?utf-8?B?ZEUxQkNOaFVHd1F4NWliQWZCdTdOWWRFT2NNNlhodjFNdFhEZzdOOWFLNXlz?= =?utf-8?B?VjRXd0NOb2oyeWdROVRMemhTWjRENDYrTVJKZU92aGxJV3pNS3YxMXZYaGs1?= =?utf-8?B?ZmFKd2hvSE1jMjFqcVo2SWc5Q0s3V1BSZ1Zmc0JNM2tSekRNbmRJc3lRNnhm?= =?utf-8?B?VkI0RmN4OHY3SHorVXJjbi9BYXZpT0NvYzlGWFR0SE5SSUdHWVhmUm12YmIw?= =?utf-8?B?YmlRZDlxWHNOV1FUUTl3Y3F5UVhoUzdFdWYxWXZqMWdOUkxRSXEzbXZ2dkk4?= =?utf-8?B?WjRsanp0VTluYXZSU1V6RkVaalVLMVpzcEw0N084eHpSd2JZVmtKWnQ0U241?= =?utf-8?B?TUprNFFKOE5UY3NpbkJoVWJNakFRQWZZcE9iS3d4WU41WmlZbVB4UHB0cmp0?= =?utf-8?B?Y3lJSWhwdUloVmswaUcyZDVmUDlPaEZHYzJPdDVtM2FpR01XaXdkZmtaQ0Zj?= =?utf-8?B?TFp0bVlPS2dPRnhjQzVvL3NVNC9DMW9RN3lzRnhuUkpuRUlDM055SGthaFo4?= =?utf-8?B?ZUs2ZkxwblROc0s3c2VidFI1UHFQNmRNaWVPRGVSTDZWR0dPZElEYkZBeVND?= =?utf-8?B?QXBrZkNwR2hOZE1rc3U5S1F5VXUwcjZ1RkR1VzR2ck1EWGtPN2Z5L1BRPT0=?= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MW4PR18MB5244.namprd18.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(366016)(376014)(1800799024)(38070700018); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?aEdyLzZvcCtUMnBtbGUrSW1BTlNxT0l6bUQxZndQbStOQ2tnWW11bzNFVGVU?= =?utf-8?B?SFZ1cTIrd3UyV0Y5djBtVlJ0QUlkd0ZYMW44cy8wMFVlZyswMlJDdVhacC9D?= =?utf-8?B?Wm1aSlZFdnRDaFlQNzNkeXhWMzg1M0RBenQ5SHcwRExzRE04L1l6MVptTjht?= =?utf-8?B?bWR1aDN2dURGc204cVZFSmVzTDhUcFh1Q1dNbEtRRVVNQmgyOHFja3lGV1NK?= =?utf-8?B?bk1iUy9IMmUvV0RPNDFyVzI1T29NbDdCejREV05sdXRodTF1ZFN6Y2pwK0Zo?= =?utf-8?B?UERnMzBCS2xmVSs4bjJ3Q3hGWS9VbzZhZzZiSDdQRy83clNRTXlNZUhPSDcv?= =?utf-8?B?NXg3a0NLUGd1aEx3WFRXTk9jNEhqVjdMMThBN2lBaUpiOWtkeXdzYk5jdTU4?= =?utf-8?B?bXNPaGxpR0d5bE55ckVPMS9oc1NyMURrR1JnMFhJMDNHMW8vUzdlaDJSaVds?= =?utf-8?B?clRvcVRVN3VoUGRqNUdHNEorZ0V1SnFkZ2NpbWcvOWs0V2NNTVdNRUpTcmJu?= =?utf-8?B?MTBqTGd3R1FWcVNVemJMaGNoY1B4eG0yOS95end1M3E0b1k3Z25mQjFKZXJ0?= =?utf-8?B?WWN4SE1nT21LSUhVTkNxaGsya3dxbUJqOEQzMjFYQjhoMUZrK2FYMWp0MVZw?= =?utf-8?B?ODVoVStDbnFPWTZsbndvNHJ1SnZTMlJxSE90ZUovYnNESEpXRGk3WmtvekZ0?= =?utf-8?B?NlBmS1Z6cGtDZnpNQmJRczV3ck82V2ZJTm51WVR3Z2Z6L1JNclV3dGpicDF1?= =?utf-8?B?ZXRGZzlxYlFuSXFnRXlQb1Jsb2tETjJ3Z1RJQVR2WEpyL2FxQUNwMGhYaFNU?= =?utf-8?B?SC9xOTV1UVFaNkhNOThoTXpFN243UDh5cTVnTVZ6OWk3Szd2d0VqeVNZRC9w?= =?utf-8?B?emZZcXQyUVU3dzMzRndvY0tLLzVTWGxWbjJRdWxpYlRDTkREblZ1VnJCLzQz?= =?utf-8?B?YUZXWUsrelNUL3VYNFl4eThUUURGVkdRZnI5MEpCM3o5NlBUTUlQRzREc0s4?= =?utf-8?B?QTMrQ2piRU8ySyt0TFR4ZUh6ZXQ3enVWbXJsNjFSTksybDVnVGl3WVNBbnNO?= =?utf-8?B?KzVUZmoybENsNHlVQ0hBdzlhamJaaWZRbzNlUlhFd2t4N0N2NXBvRTFFaWVE?= =?utf-8?B?ZTBXREtROUk0aHE0alo5cUpDcytYNmlJeGZYaFJDSDdkZS9xM1ZVRTkzL2pM?= =?utf-8?B?UEJOdXY5cVRXVERZeWZQRDk4NDRHL0dVdEs4Qm5tM01aWDYxc0ZRcE5UeTl0?= =?utf-8?B?dmU1dUcwcWY0SDRTQjltT0RNUHMxK24zRTgwMERrT1Jha1ZXazRqYm41NytT?= =?utf-8?B?SnRrdHpOK09LNW9zek0yNXo2cHVwekhaQ3crSlpaaTZjNldlYVlSK0NQTUxS?= =?utf-8?B?RW0yN3pSYno3bHZyYU5pTlZWY3RJVXJQTmhFbFg4ZHhRYXpjSEFWSzdLVXox?= =?utf-8?B?VzJ3enNoeTQxOHgyTFg2MUhjbWZvV2psa0RtS3RYQzZCU2EyQ1hZS01qKzNw?= =?utf-8?B?eEtCTzFsMkoyb2kwaUFzYjF5TjV5emdBZHlTeUppdkdsTmorMzdzdVhqcTgy?= =?utf-8?B?elU4bUtrOGZDL2dDOXNBSTJVTkU2OHprK2ZubEg0TkZOaGgwMGxFeGlqS2ZP?= =?utf-8?B?YXk4aXVqUmdDanNYenZhbERRWE8xOGtaOUdFY2hJWHlZRTBIajY4MmJ2YTVi?= =?utf-8?B?R1RISVowOUVlSFpBNmRJT3RSZUFKdG5veitUMVZYamc3SUtadHBJc04wWXVm?= =?utf-8?B?ZmhkZ2Yva3dST2gzOU1tOExneUNEMzBtRDgyOUY4RVJ0LzJhdFVJQ1VrOGwr?= =?utf-8?B?Y3owK3k1TFBvVVhoZUUxbmNtQ24xaTQzSE1IcWROOThxSWI1TVdScitkZVN1?= =?utf-8?B?SEZBNWZSbjhnWHkrTVVaMEtoakx4VHNpUHUzL3Nyam81eHJGZmdJcUdtMGxT?= =?utf-8?B?SlpZNGE3TzQzR2JMTVdQTjI1SmhBVEpjZmFabkx1bzhUSFY3SnE0WDUrVDJH?= =?utf-8?B?UGpWcXBsZjNHa003ZGtKUnhUZ2RFK0plM0tTc0RMMmFJZVZ5eDBpSXpKSTU2?= =?utf-8?B?V3huTzlhM2xIVkpac3ZpQTlBTzZRYXJNVHFOTm1xUzRUVnFOTU5FQmZuWWI0?= =?utf-8?Q?vWxo3zu8ACMxVC0QzPlaPG6i+?= MIME-Version: 1.0 X-OriginatorOrg: marvell.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW4PR18MB5244.namprd18.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: dbadc8b5-2e88-4d1a-70e0-08dce3c34f9e X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Oct 2024 15:51:57.3046 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 2IlOdcRJFiuID+I69rx8uwX/WFaKa3zThsMPiZl/45aezAAHsVgrpKCeaVXGbpPLp66qqj8MK3d2LSpKrwQcng== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH0PR18MB4194 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: FY_G2TbhoMxToJmrgSSGepSeNFCHDFYP X-Proofpoint-ORIG-GUID: FY_G2TbhoMxToJmrgSSGepSeNFCHDFYP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org >-----Original Message----- >From: Jerin Jacob >Sent: Thursday, October 3, 2024 7:26 PM >To: Vamsi Krishna Attunuru >Cc: fengchengwen@huawei.com; dev@dpdk.org; thomas@monjalon.net; >kevin.laatz@intel.com; bruce.richardson@intel.com; Jerin Jacob > >Subject: [EXTERNAL] Re: [PATCH v0 1/1] dma/cnxk: support dma queue >priority configuration > >On Thu, Oct 3, 2024 at 7:=E2=80=8A19 PM Vamsi Krishna >wrote: > > From: Vamsi Attunuru = > > Allow >configuration of dpi dma queue priority through dpi > dev open mbox >request. dpi->=20 >On Thu, Oct 3, 2024 at 7:19=E2=80=AFPM Vamsi Krishna >wrote: >> >> From: Vamsi Attunuru >> >> Allow configuration of dpi dma queue priority through dpi dev open >> mbox request. > >dpi-> DPI >dma -> DMA > >dpi dev open mbox request-> mailbox request. Ack. > >> >> Signed-off-by: Vamsi Attunuru >> --- >> Depends-on: patch-144960 ("dmadev: support priority configuration") >> >> drivers/common/cnxk/roc_dpi.c | 2 ++ >> drivers/common/cnxk/roc_dpi.h | 1 + >> drivers/common/cnxk/roc_dpi_priv.h | 2 ++ >> drivers/dma/cnxk/cnxk_dmadev.c | 6 ++++++ >> drivers/dma/cnxk/cnxk_dmadev.h | 1 + >> 5 files changed, 12 insertions(+) >> >> diff --git a/drivers/common/cnxk/roc_dpi.c >> b/drivers/common/cnxk/roc_dpi.c index 892685d185..71edfcbf9b 100644 >> --- a/drivers/common/cnxk/roc_dpi.c >> +++ b/drivers/common/cnxk/roc_dpi.c >> @@ -95,6 +95,7 @@ roc_dpi_configure(struct roc_dpi *roc_dpi, uint32_t >chunk_sz, uint64_t aura, uin >> mbox_msg.u[1] =3D 0; >> /* DPI PF driver expects vfid starts from index 0 */ >> mbox_msg.s.vfid =3D roc_dpi->vfid; >> + mbox_msg.s.pri =3D roc_dpi->priority; >> mbox_msg.s.cmd =3D DPI_QUEUE_OPEN; >> mbox_msg.s.csize =3D chunk_sz; >> mbox_msg.s.aura =3D aura; >> @@ -137,6 +138,7 @@ roc_dpi_configure_v2(struct roc_dpi *roc_dpi, >uint32_t chunk_sz, uint64_t aura, >> mbox_msg.u[1] =3D 0; >> /* DPI PF driver expects vfid starts from index 0 */ >> mbox_msg.s.vfid =3D roc_dpi->vfid; >> + mbox_msg.s.pri =3D roc_dpi->priority; >> mbox_msg.s.cmd =3D DPI_QUEUE_OPEN_V2; >> mbox_msg.s.csize =3D chunk_sz / 8; >> mbox_msg.s.aura =3D aura; >> diff --git a/drivers/common/cnxk/roc_dpi.h >> b/drivers/common/cnxk/roc_dpi.h index 7b4f9d4f4f..3a11559df9 100644 >> --- a/drivers/common/cnxk/roc_dpi.h >> +++ b/drivers/common/cnxk/roc_dpi.h >> @@ -9,6 +9,7 @@ struct roc_dpi { >> struct plt_pci_device *pci_dev; >> uint8_t *rbase; >> uint16_t vfid; >> + uint8_t priority; >> } __plt_cache_aligned; >> >> int __roc_api roc_dpi_dev_init(struct roc_dpi *roc_dpi, uint8_t >> offset); diff --git a/drivers/common/cnxk/roc_dpi_priv.h >> b/drivers/common/cnxk/roc_dpi_priv.h >> index 844e5f37ee..1f975915f7 100644 >> --- a/drivers/common/cnxk/roc_dpi_priv.h >> +++ b/drivers/common/cnxk/roc_dpi_priv.h >> @@ -38,6 +38,8 @@ typedef union dpi_mbox_msg_t { >> uint64_t wqecs : 1; >> /* WQE queue DMA completion status offset */ >> uint64_t wqecsoff : 8; >> + /* Priority */ >> + uint64_t pri : 1; >> } s; >> } dpi_mbox_msg_t; >> >> diff --git a/drivers/dma/cnxk/cnxk_dmadev.c >> b/drivers/dma/cnxk/cnxk_dmadev.c index 2d5307b22e..9437c48a82 100644 >> --- a/drivers/dma/cnxk/cnxk_dmadev.c >> +++ b/drivers/dma/cnxk/cnxk_dmadev.c >> @@ -20,6 +20,10 @@ cnxk_dmadev_info_get(const struct rte_dma_dev >*dev, struct rte_dma_info *dev_inf >> RTE_DMA_CAPA_DEV_TO_MEM | >RTE_DMA_CAPA_DEV_TO_DEV | >> RTE_DMA_CAPA_OPS_COPY | >RTE_DMA_CAPA_OPS_COPY_SG | >> RTE_DMA_CAPA_M2D_AUTO_FREE; >> + if (roc_model_is_cn10k()) { > >Add new to roc_feature_dpi_has_priority() to support in CN20K like other >features. Sure, will add new roc api. > > >> + dev_info->dev_capa |=3D RTE_DMA_CAPA_PRI_POLICY_SP; >> + dev_info->nb_priorities =3D CNXK_DPI_MAX_PRI; >> + } >> dev_info->max_desc =3D CNXK_DPI_MAX_DESC; >> dev_info->min_desc =3D CNXK_DPI_MIN_DESC; >> dev_info->max_sges =3D CNXK_DPI_MAX_POINTER; @@ -107,6 +111,8 >@@ >> cnxk_dmadev_configure(struct rte_dma_dev *dev, const struct >rte_dma_conf *conf, >> */ >> cnxk_dmadev_vchan_free(dpivf, RTE_DMA_ALL_VCHAN); >> dpivf->num_vchans =3D conf->nb_vchans; >> + if (roc_model_is_cn10k()) >> + dpivf->rdpi.priority =3D conf->priority; >> >> return 0; >> } >> diff --git a/drivers/dma/cnxk/cnxk_dmadev.h >> b/drivers/dma/cnxk/cnxk_dmadev.h index 15af1d64dc..64c9a94c0d 100644 >> --- a/drivers/dma/cnxk/cnxk_dmadev.h >> +++ b/drivers/dma/cnxk/cnxk_dmadev.h >> @@ -28,6 +28,7 @@ >> ((s).var - 1)) >> #define CNXK_DPI_MAX_DESC 32768 >> #define CNXK_DPI_MIN_DESC 2 >> +#define CNXK_DPI_MAX_PRI 2 > >if it is different for CN20k, Use _CN10K_ after DPI or so. Sure, will define accordingly. > >With that change: > >Acked-by: Jerin Jacob > > >> #define CNXK_DPI_MAX_VCHANS_PER_QUEUE 4 >> #define CNXK_DPI_QUEUE_BUF_SIZE 16256 >> #define CNXK_DPI_QUEUE_BUF_SIZE_V2 130944 >> -- >> 2.34.1 >>