From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 91A43A0542; Sat, 24 Sep 2022 10:43:52 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7DF52400D5; Sat, 24 Sep 2022 10:43:52 +0200 (CEST) Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by mails.dpdk.org (Postfix) with ESMTP id 7B1CB400D4 for ; Sat, 24 Sep 2022 10:43:50 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1664009030; x=1695545030; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=uGSbRXNV2HQEAKCs/2uf2tN+0FeOkgsxT4Mhsy9v+gg=; b=OJTHnNdOKFEyNp+Oqsty6BoaZ6W8aNSEBh4uaFMZkqAQULxVL6130vRQ CPWmwEBPlbFqOxvBHB97DH1nrnbEMjX0S9VxG9OZBxsuNt/AX3EVBi9Pm hCYIesPfX9UBJQIStHjvEWbRiuRUTuzjkt9aMJZNgWt6uOksMbmKF7DW6 u0/mMMp+bfkqw+nD+fPJXvlkUy8r5nKrXGrv4n/X+grzpSEeYy7JrLBXe lKMI3QHhsSiG9+8r+/uZheYutU8jv+GiFitxXdzceJRPuQIgoAs7SdWYp cZKQVJ5qSPCnZ4mikGEbcAqthvnodcDs67V9+IhsynAudtP0ipkoqbh4G g==; X-IronPort-AV: E=McAfee;i="6500,9779,10479"; a="302214456" X-IronPort-AV: E=Sophos;i="5.93,341,1654585200"; d="scan'208";a="302214456" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Sep 2022 01:43:49 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.93,341,1654585200"; d="scan'208";a="949297796" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by fmsmga005.fm.intel.com with ESMTP; 24 Sep 2022 01:43:49 -0700 Received: from fmsmsx608.amr.corp.intel.com (10.18.126.88) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Sat, 24 Sep 2022 01:43:48 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx608.amr.corp.intel.com (10.18.126.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Sat, 24 Sep 2022 01:43:48 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31 via Frontend Transport; Sat, 24 Sep 2022 01:43:48 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (104.47.59.176) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2375.31; Sat, 24 Sep 2022 01:43:48 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ImpGqycwHbsRalY/X4wHQpOUbdwf0qfFnwtj+kuFHqsq1Vl1C31DM2DkUc0BVRP05RioDwp3FqRAx++TW5lv7imCo0wR7IxmomA83SwYhSxYtfdKt/5Iyt5B+YLHQbtVgxruK+nhKsdbvBKqreim/Jve9rcaN4rl8FdsEBtrqNbtBERaAGbFZj0CAY9nzzmh2drrLEND2TVLADCyk72zdRQrKFv1wA9xwVkGUhp6+XvCe9d57yFqhCOfMWbeQ2f8QTIs5+hjAHTsQak7l7iEeWLiJDjaTe/5590NyxQiLeuyrG9uI1uYA+eUh/j+j2oRpebIPeOb53vImwnJSuKmqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ISTdYbNE8bicTqzdomhO3cwenDTPgc5elMWa1PT+9vQ=; b=Y9WX961FrJ+cuyHVsfS2oGWrKNzbrccodzTKNszbPKORaQZnLGgxvC43m47WAGXGJhCW2v9EDTUGM44IIxJku4rhjQLwCgWPPQTEFTEQZjGwP7MyjSLXpVyZVYkE2udLlquQ5N5WHe+Q+VgcR3eCUKfMKM2kEe5lIuscWs3Nsc9zEaAZr6lBNlU1d5rIbHW0SvrETasoyvTjgLaZ3m1v0OApYpbaTMechuMydH/1ieMGgIX5guRuxOVB4tRHAVyT4h6gAnoKvO+HbW9mVaKk5sykAFbih9m54Fvl++j/mi7j2uj06lH8OHid+L4+JF/Zp0NASOL8rPoI5HZwmMwpWQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from PH0PR11MB5832.namprd11.prod.outlook.com (2603:10b6:510:141::7) by SA1PR11MB6688.namprd11.prod.outlook.com (2603:10b6:806:25b::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5654.20; Sat, 24 Sep 2022 08:43:45 +0000 Received: from PH0PR11MB5832.namprd11.prod.outlook.com ([fe80::a5af:e7d9:c786:974f]) by PH0PR11MB5832.namprd11.prod.outlook.com ([fe80::a5af:e7d9:c786:974f%6]) with mapi id 15.20.5654.016; Sat, 24 Sep 2022 08:43:45 +0000 From: "Gujjar, Abhinandan S" To: Volodymyr Fialko , "dev@dpdk.org" , Jerin Jacob , Pavan Nikhilesh , Shijith Thotton , Hemant Agrawal , Sachin Saxena , "Jayatheerthan, Jay" CC: "gakhil@marvell.com" , "anoobj@marvell.com" Subject: RE: [PATCH 1/3] eventdev: introduce event cryptodev vector type Thread-Topic: [PATCH 1/3] eventdev: introduce event cryptodev vector type Thread-Index: AQHYp+j7eGHDtoEzhEu4kLvCSEfnEK3ufXbQ Date: Sat, 24 Sep 2022 08:43:45 +0000 Message-ID: References: <20220622013839.405771-1-vfialko@marvell.com> <20220804095907.97895-1-vfialko@marvell.com> <20220804095907.97895-2-vfialko@marvell.com> In-Reply-To: <20220804095907.97895-2-vfialko@marvell.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.500.17 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PH0PR11MB5832:EE_|SA1PR11MB6688:EE_ x-ms-office365-filtering-correlation-id: 8246b89b-8180-4a02-a94e-08da9e08e496 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: +eK3tDnarDdXzlPVkPV/RrcCV8AhEpWsPW9AWt6x1aLtL8EOsECuTiaMolF3J7idsRX9w5+TQ6T3UVL3V6+t/S89yT3wAxvQnkVCPqwjLB2wTGXfT2IttkLOoLddDHmCMGjy4So+uv78LsfVn+elUlb4kfth6KY0BhawO00WF2rlYSocYymPFjZ6jFB5iwve36AOvmTCMzKv155nVTYLNo3szGSt7n1QCtVBw/ZnM9wlcSsaO3hixtNGlnlpOHp31a9IuDHe6tvCw4mfUSDICFczBB6heyvNRQ/fKBFsRxki2pmbGjV2vXghwc1bo0FtMA3lZPxN+tDXzyAdMsRlqXdw/p8VAgoz33gRfWKNjPUIC/Sa7uOS+t8dBhLLyBTLIDGAPikLxw/rmd27H7BVAngooI0lFr/+ecimoDvYzlk3eicV/wDOAuF2rvOnNPmXS0eZN//EYKwJHdkoLHmaY7XPMhQbrxAgyuEMNu/KtAzj/HoDBb3a+Lc5V+b2GLUz1bA3zgYOtmTgf/OrY6pRB6/ILPSynP5Mjys4g9Us+bQEPauPE0EQTbuxdPZmcEHifInH7PFWPpbJqCWePoARBoSDsmHfmBzGoR9DuKcQSQ+BzhXd54HXjDkF3o48Vh5uPieB0ucG5uSUJzHEm4YgiIg7zGmkhgnzPCwYi76fyOqlkMVCWI4es8WthPcKei9KYJphwxrV28wT65Mzr6KAA1DDnhFRLvoiomU7MhegDl4iVhNxnhW3z0aLn/DBhi0R++ng3jmnvb1LJE9zcfNvBg== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:PH0PR11MB5832.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(39860400002)(346002)(366004)(396003)(376002)(136003)(451199015)(316002)(6636002)(86362001)(82960400001)(2906002)(38070700005)(5660300002)(33656002)(4326008)(52536014)(66446008)(8936002)(38100700002)(30864003)(66476007)(122000001)(76116006)(66556008)(66946007)(64756008)(54906003)(41300700001)(186003)(110136005)(26005)(9686003)(83380400001)(6506007)(71200400001)(53546011)(7696005)(8676002)(478600001)(55016003)(579004)(559001); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?f/ZYe14slatDjsk+192nKbRc8A/Q2FSxoz8mWVs2kGBVdDfDxZSRFARe6BZK?= =?us-ascii?Q?1+HyLkPhvvBuR6c6ULgK6Aiw/ay5auCAT6BSH/lnNZRYtSWu+5o2sTOO8dvk?= =?us-ascii?Q?Ix5IZb2NPQE1sxvCKzvTK5GSAZJ7BMM6001ZNldqmpohpY8dPP5e+YFdrhSO?= =?us-ascii?Q?xai96hlJlP0bLCDNG19f7A+OepY/wvfewUNoZvJJGqd9RxdiPAgsRosncDqR?= =?us-ascii?Q?bnIzoBL1gUNjolVpJkEiF6R7Tsqqty2Kzdtarimg2oNXC42ylxhW/e8Y2six?= =?us-ascii?Q?LAi4F/Oe93mezVYIFmFIkkF5HdyJkkq/jCFnYh6m1KwkBVTmYRP7lqMl5z8F?= =?us-ascii?Q?uYOzNFz7kK0ojG7jPABeoXqdkwmS9b351LC47z8HYsYlscFiK35iRd9dZC1m?= =?us-ascii?Q?u/DuaHtdRPTJUqEVfPTgcbfm3IVC5DmwImuuDUVtMVkj3J0b4bjXju9/erc9?= =?us-ascii?Q?xMEkAenwNjbx2/FPbzzPsSPRpZPoOh87Q4TUeXuz5edQq5YRbHBOsSbnNBAH?= =?us-ascii?Q?nL+A5YxOahAr92Du720vKKh8TgTTutm6qQ1u2BVuTB+FlRaGlafHXou/vXOv?= =?us-ascii?Q?pI38b10ji8yguWAlri1B493K9n3nzTkWS7A/ff7b08OqChLJWHcXyGGVNCKd?= =?us-ascii?Q?0V+5bhWqwC/OxvW+/G4TmIzBDURH/ZGbVP6E6MwgsN8t5WK+DWM41t0j6Jpr?= =?us-ascii?Q?Gyx7CMf/f8R4o2yboCdhZwZd+KSCA4lbniaVw9+2C3SEFyAHXC5I2GWmuhJk?= =?us-ascii?Q?TOkFAnsZKgUQnr+46dHQdirzDSiN/UEcpQorfFVH/YffnggFtUYdagZcE1vf?= =?us-ascii?Q?Wi05f4xDOHFWpB1Hc3Uhj+uzOaa4BrfHdEA22o4shEoz69C1hWfTYMVinCY7?= =?us-ascii?Q?xAGMBIYSfpEN4ObgYD+MWQbJOXODJlw2jlowyMfDXVxCq9gLrRVmhUGl1Eg8?= =?us-ascii?Q?56I1jwQ0ENdKaWGIQArJ6CL6IcTzVptg/C70jK8WH8ygarFc5+AP1jB3KHbP?= =?us-ascii?Q?yNpaB2ysvNkQZDQVYqQ1kaaH8PfN4cGU9AS1Z6mmUDQoR2WQkJXNdj6f1cMA?= =?us-ascii?Q?OlfvhZqTU/J+/+rzwTvom/tc2UA5XeOpNhTvyw8ReQL+OYzNiY8Kho9Er8oV?= =?us-ascii?Q?gTwRlZU8Jeve7pyQoNbh6iqfn6Vw3QwazqH+6T6DoaymE1Fxq8hErvfJrA+r?= =?us-ascii?Q?6E/neT+vCSq0ggoYduBlE+716Ade5H5AJ2yKWl6eYHwpR593D0TBNV67gj+7?= =?us-ascii?Q?Tvwc/17AE1KolbY5+rJtHKKZmwCtKdmHm//4FW31rIA+f3pAN9sy5cl/QoRn?= =?us-ascii?Q?0+1ewEqxmVcxdcpRASKkRACfI0zg4ChhnGBEj15CJ3jnwr7HGNbbq7MMvKrs?= =?us-ascii?Q?WIRb12DM/SUJSjqbmLNgq5IJ2AIBQUDKvsJjolCAZHX19ZLAbmQmadYgFqDm?= =?us-ascii?Q?OcDhFvi/p9MzgM9lrI9egzCXXxdvPWcikW6T7BIPK6I0ZMoyLNXVYPS86ca+?= =?us-ascii?Q?3V5Hls1daolqS/sRz9TEw6/GHFvFvnCFVgzjm0pTsMSgJCFq3qdrsz5Ehood?= =?us-ascii?Q?kL2XaNNPBHNcHuw1/bKZc5uRQ+7I0eUA/TWzu2muv0933iaQwvHFtqsG8bLS?= =?us-ascii?Q?Pg=3D=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH0PR11MB5832.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8246b89b-8180-4a02-a94e-08da9e08e496 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Sep 2022 08:43:45.7883 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ZVFpxS6uPm05On0IQGbBR0cG9dmp9GcTmZzXI/qXh14ZbBHtvw4SRjedhInMYsYvyc1F6PnptHDfQ1szhvVbOqFGq0cAAm7qCeYz4npdCJw= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR11MB6688 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org > -----Original Message----- > From: Volodymyr Fialko > Sent: Thursday, August 4, 2022 3:29 PM > To: dev@dpdk.org; Jerin Jacob ; Gujjar, Abhinandan S > ; Pavan Nikhilesh > ; Shijith Thotton ; > Hemant Agrawal ; Sachin Saxena > ; Jayatheerthan, Jay > > Cc: gakhil@marvell.com; anoobj@marvell.com; Volodymyr Fialko > > Subject: [PATCH 1/3] eventdev: introduce event cryptodev vector type >=20 > Introduce ability to aggregate crypto operations processed by event crypt= o > adapter into single event containing rte_event_vector whose event type is > RTE_EVENT_TYPE_CRYPTODEV_VECTOR. >=20 > Application should set RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR in > rte_event_crypto_adapter_queue_conf::flag and provide vector configuratio= n > with respect of rte_event_crypto_adapter_vector_limits, which could be > obtained by calling rte_event_crypto_adapter_vector_limits_get, to enable > vectorization. >=20 > The event crypto adapter would be responsible for vectorizing the crypto > operations based on provided response information in > rte_event_crypto_metadata::response_info. >=20 > Updated drivers and tests accordingly to new API. >=20 > Signed-off-by: Volodymyr Fialko > --- > app/test-eventdev/test_perf_common.c | 10 +- > app/test/test_event_crypto_adapter.c | 12 ++- > .../prog_guide/event_crypto_adapter.rst | 23 +++- > drivers/event/cnxk/cn10k_eventdev.c | 4 +- > drivers/event/cnxk/cn9k_eventdev.c | 5 +- > drivers/event/dpaa/dpaa_eventdev.c | 9 +- > drivers/event/dpaa2/dpaa2_eventdev.c | 9 +- > drivers/event/octeontx/ssovf_evdev.c | 4 +- > lib/eventdev/eventdev_pmd.h | 35 +++++- > lib/eventdev/eventdev_trace.h | 6 +- > lib/eventdev/rte_event_crypto_adapter.c | 90 ++++++++++++++-- > lib/eventdev/rte_event_crypto_adapter.h | 101 +++++++++++++++++- > lib/eventdev/rte_event_eth_rx_adapter.h | 3 +- > lib/eventdev/rte_eventdev.h | 8 ++ > 14 files changed, 276 insertions(+), 43 deletions(-) >=20 I don't see dataplane implementation of vectorization in the crypto adapter= ! Is it missed out in the patch? comments inline. > diff --git a/app/test-eventdev/test_perf_common.c b/app/test- > eventdev/test_perf_common.c > index 81420be73a..c770bc93f6 100644 > --- a/app/test-eventdev/test_perf_common.c > +++ b/app/test-eventdev/test_perf_common.c > @@ -837,14 +837,14 @@ perf_event_crypto_adapter_setup(struct test_perf > *t, struct prod_data *p) > } >=20 > if (cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > - struct rte_event response_info; > + struct rte_event_crypto_adapter_queue_conf conf; >=20 > - response_info.event =3D 0; > - response_info.sched_type =3D RTE_SCHED_TYPE_ATOMIC; > - response_info.queue_id =3D p->queue_id; > + memset(&conf, 0, sizeof(conf)); > + conf.ev.sched_type =3D RTE_SCHED_TYPE_ATOMIC; > + conf.ev.queue_id =3D p->queue_id; > ret =3D rte_event_crypto_adapter_queue_pair_add( > TEST_PERF_CA_ID, p->ca.cdev_id, p->ca.cdev_qp_id, > - &response_info); > + &conf); > } else { > ret =3D rte_event_crypto_adapter_queue_pair_add( > TEST_PERF_CA_ID, p->ca.cdev_id, p->ca.cdev_qp_id, > NULL); diff --git a/app/test/test_event_crypto_adapter.c > b/app/test/test_event_crypto_adapter.c > index 2ecc7e2cea..bb617c1042 100644 > --- a/app/test/test_event_crypto_adapter.c > +++ b/app/test/test_event_crypto_adapter.c > @@ -1175,6 +1175,10 @@ test_crypto_adapter_create(void) static int > test_crypto_adapter_qp_add_del(void) > { > + struct rte_event_crypto_adapter_queue_conf queue_conf =3D { > + .ev =3D response_info, > + }; > + > uint32_t cap; > int ret; >=20 > @@ -1183,7 +1187,7 @@ test_crypto_adapter_qp_add_del(void) >=20 > if (cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > ret =3D > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > - TEST_CDEV_ID, TEST_CDEV_QP_ID, > &response_info); > + TEST_CDEV_ID, TEST_CDEV_QP_ID, > &queue_conf); > } else > ret =3D > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > TEST_CDEV_ID, TEST_CDEV_QP_ID, > NULL); @@ -1206,6 +1210,10 @@ configure_event_crypto_adapter(enum > rte_event_crypto_adapter_mode mode) > .new_event_threshold =3D 1200, > }; >=20 > + struct rte_event_crypto_adapter_queue_conf queue_conf =3D { > + .ev =3D response_info, > + }; > + > uint32_t cap; > int ret; >=20 > @@ -1238,7 +1246,7 @@ configure_event_crypto_adapter(enum > rte_event_crypto_adapter_mode mode) >=20 > if (cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > ret =3D > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > - TEST_CDEV_ID, TEST_CDEV_QP_ID, > &response_info); > + TEST_CDEV_ID, TEST_CDEV_QP_ID, > &queue_conf); > } else > ret =3D > rte_event_crypto_adapter_queue_pair_add(TEST_ADAPTER_ID, > TEST_CDEV_ID, TEST_CDEV_QP_ID, NULL); diff > --git a/doc/guides/prog_guide/event_crypto_adapter.rst > b/doc/guides/prog_guide/event_crypto_adapter.rst > index 4fb5c688e0..554df7e358 100644 > --- a/doc/guides/prog_guide/event_crypto_adapter.rst > +++ b/doc/guides/prog_guide/event_crypto_adapter.rst > @@ -201,10 +201,10 @@ capability, event information must be passed to the > add API. >=20 > ret =3D rte_event_crypto_adapter_caps_get(id, evdev, &cap); > if (cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) { > - struct rte_event event; > + struct rte_event_crypto_adapter_queue_conf conf; >=20 > - // Fill in event information & pass it to add API > - rte_event_crypto_adapter_queue_pair_add(id, cdev_id, qp_= id, > &event); > + // Fill in conf.event information & pass it to add API > + rte_event_crypto_adapter_queue_pair_add(id, cdev_id, > + qp_id, &conf); > } else > rte_event_crypto_adapter_queue_pair_add(id, cdev_id, qp_= id, > NULL); >=20 > @@ -291,6 +291,23 @@ the ``rte_crypto_op``. > rte_memcpy(op + len, &m_data, sizeof(m_data)); > } >=20 > +Enable event vectorization > +~~~~~~~~~~~~~~~~~~~~~~~~~~ > + > +The event crypto adapter can aggregate outcoming crypto operations > +based on provided response information of > +``rte_event_crypto_metadata::response_info`` > +and generate a ``rte_event`` containing ``rte_event_vector`` whose > +event type is ``RTE_EVENT_TYPE_CRYPTODEV_VECTOR``. > +To enable vectorization application should set > +RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR in > +``rte_event_crypto_adapter_queue_conf::flag`` and provide vector > +configuration(size, mempool, etc.) with respect of > +``rte_event_crypto_adapter_vector_limits``, which could be obtained by > +calling ``rte_event_crypto_adapter_vector_limits_get()``. > + > +The RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR capability indicates > +whether PMD supports this feature. > + > Start the adapter instance > ~~~~~~~~~~~~~~~~~~~~~~~~~~ >=20 > diff --git a/drivers/event/cnxk/cn10k_eventdev.c > b/drivers/event/cnxk/cn10k_eventdev.c > index 5a0cab40a9..e74ec57382 100644 > --- a/drivers/event/cnxk/cn10k_eventdev.c > +++ b/drivers/event/cnxk/cn10k_eventdev.c > @@ -889,11 +889,11 @@ static int > cn10k_crypto_adapter_qp_add(const struct rte_eventdev *event_dev, > const struct rte_cryptodev *cdev, > int32_t queue_pair_id, > - const struct rte_event *event) > + const struct rte_event_crypto_adapter_queue_conf > *conf) > { > struct cnxk_sso_evdev *dev =3D cnxk_sso_pmd_priv(event_dev); >=20 > - RTE_SET_USED(event); > + RTE_SET_USED(conf); >=20 > CNXK_VALID_DEV_OR_ERR_RET(event_dev->dev, "event_cn10k"); > CNXK_VALID_DEV_OR_ERR_RET(cdev->device, "crypto_cn10k"); diff -- > git a/drivers/event/cnxk/cn9k_eventdev.c > b/drivers/event/cnxk/cn9k_eventdev.c > index 2e27030049..45ed547cb0 100644 > --- a/drivers/event/cnxk/cn9k_eventdev.c > +++ b/drivers/event/cnxk/cn9k_eventdev.c > @@ -1120,11 +1120,12 @@ cn9k_crypto_adapter_caps_get(const struct > rte_eventdev *event_dev, static int cn9k_crypto_adapter_qp_add(const st= ruct > rte_eventdev *event_dev, > const struct rte_cryptodev *cdev, > - int32_t queue_pair_id, const struct rte_event *event) > + int32_t queue_pair_id, > + const struct rte_event_crypto_adapter_queue_conf > *conf) > { > struct cnxk_sso_evdev *dev =3D cnxk_sso_pmd_priv(event_dev); >=20 > - RTE_SET_USED(event); > + RTE_SET_USED(conf); >=20 > CNXK_VALID_DEV_OR_ERR_RET(event_dev->dev, "event_cn9k"); > CNXK_VALID_DEV_OR_ERR_RET(cdev->device, "crypto_cn9k"); diff --git > a/drivers/event/dpaa/dpaa_eventdev.c b/drivers/event/dpaa/dpaa_eventdev.c > index ff6cc0be18..2b9ecd9fbf 100644 > --- a/drivers/event/dpaa/dpaa_eventdev.c > +++ b/drivers/event/dpaa/dpaa_eventdev.c > @@ -26,6 +26,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -775,10 +776,10 @@ static int > dpaa_eventdev_crypto_queue_add(const struct rte_eventdev *dev, > const struct rte_cryptodev *cryptodev, > int32_t rx_queue_id, > - const struct rte_event *ev) > + const struct rte_event_crypto_adapter_queue_conf *conf) > { > struct dpaa_eventdev *priv =3D dev->data->dev_private; > - uint8_t ev_qid =3D ev->queue_id; > + uint8_t ev_qid =3D conf->ev.queue_id; > u16 ch_id =3D priv->evq_info[ev_qid].ch_id; > int ret; >=20 > @@ -786,10 +787,10 @@ dpaa_eventdev_crypto_queue_add(const struct > rte_eventdev *dev, >=20 > if (rx_queue_id =3D=3D -1) > return dpaa_eventdev_crypto_queue_add_all(dev, > - cryptodev, ev); > + cryptodev, &conf->ev); >=20 > ret =3D dpaa_sec_eventq_attach(cryptodev, rx_queue_id, > - ch_id, ev); > + ch_id, &conf->ev); > if (ret) { > DPAA_EVENTDEV_ERR( > "dpaa_sec_eventq_attach failed: ret: %d\n", ret); diff - > -git a/drivers/event/dpaa2/dpaa2_eventdev.c > b/drivers/event/dpaa2/dpaa2_eventdev.c > index ffc7b8b073..0137736794 100644 > --- a/drivers/event/dpaa2/dpaa2_eventdev.c > +++ b/drivers/event/dpaa2/dpaa2_eventdev.c > @@ -26,6 +26,7 @@ > #include > #include > #include > +#include > #include > #include >=20 > @@ -865,10 +866,10 @@ static int > dpaa2_eventdev_crypto_queue_add(const struct rte_eventdev *dev, > const struct rte_cryptodev *cryptodev, > int32_t rx_queue_id, > - const struct rte_event *ev) > + const struct rte_event_crypto_adapter_queue_conf *conf) > { > struct dpaa2_eventdev *priv =3D dev->data->dev_private; > - uint8_t ev_qid =3D ev->queue_id; > + uint8_t ev_qid =3D conf->ev.queue_id; > struct dpaa2_dpcon_dev *dpcon =3D priv->evq_info[ev_qid].dpcon; > int ret; >=20 > @@ -876,10 +877,10 @@ dpaa2_eventdev_crypto_queue_add(const struct > rte_eventdev *dev, >=20 > if (rx_queue_id =3D=3D -1) > return dpaa2_eventdev_crypto_queue_add_all(dev, > - cryptodev, ev); > + cryptodev, &conf->ev); >=20 > ret =3D dpaa2_sec_eventq_attach(cryptodev, rx_queue_id, > - dpcon, ev); > + dpcon, &conf->ev); > if (ret) { > DPAA2_EVENTDEV_ERR( > "dpaa2_sec_eventq_attach failed: ret: %d\n", ret); diff > --git a/drivers/event/octeontx/ssovf_evdev.c > b/drivers/event/octeontx/ssovf_evdev.c > index 9e14e35d10..17acd8ef64 100644 > --- a/drivers/event/octeontx/ssovf_evdev.c > +++ b/drivers/event/octeontx/ssovf_evdev.c > @@ -745,12 +745,12 @@ static int > ssovf_crypto_adapter_qp_add(const struct rte_eventdev *dev, > const struct rte_cryptodev *cdev, > int32_t queue_pair_id, > - const struct rte_event *event) > + const struct rte_event_crypto_adapter_queue_conf > *conf) > { > struct cpt_instance *qp; > uint8_t qp_id; >=20 > - RTE_SET_USED(event); > + RTE_SET_USED(conf); >=20 > if (queue_pair_id =3D=3D -1) { > for (qp_id =3D 0; qp_id < cdev->data->nb_queue_pairs; qp_id++) { > diff --git a/lib/eventdev/eventdev_pmd.h b/lib/eventdev/eventdev_pmd.h > index 69402668d8..bcfc9cbcb2 100644 > --- a/lib/eventdev/eventdev_pmd.h > +++ b/lib/eventdev/eventdev_pmd.h > @@ -907,6 +907,7 @@ rte_event_pmd_selftest_seqn(struct rte_mbuf *mbuf) > } >=20 > struct rte_cryptodev; > +struct rte_event_crypto_adapter_queue_conf; >=20 > /** > * This API may change without prior notice @@ -961,11 +962,11 @@ typede= f > int (*eventdev_crypto_adapter_caps_get_t) > * - <0: Error code returned by the driver function. > * > */ > -typedef int (*eventdev_crypto_adapter_queue_pair_add_t) > - (const struct rte_eventdev *dev, > - const struct rte_cryptodev *cdev, > - int32_t queue_pair_id, > - const struct rte_event *event); > +typedef int (*eventdev_crypto_adapter_queue_pair_add_t)( > + const struct rte_eventdev *dev, > + const struct rte_cryptodev *cdev, > + int32_t queue_pair_id, > + const struct rte_event_crypto_adapter_queue_conf > *queue_conf); >=20 >=20 > /** > @@ -1074,6 +1075,27 @@ typedef int > (*eventdev_crypto_adapter_stats_reset) > (const struct rte_eventdev *dev, > const struct rte_cryptodev *cdev); >=20 > +struct rte_event_crypto_adapter_vector_limits; > +/** > + * Get event vector limits for a given event, crypto device pair. > + * > + * @param dev > + * Event device pointer > + * > + * @param cdev > + * Crypto device pointer > + * > + * @param[out] limits > + * Pointer to the limits structure to be filled. > + * > + * @return > + * - 0: Success. > + * - <0: Error code returned by the driver function. > + */ > +typedef int (*eventdev_crypto_adapter_vector_limits_get_t)( > + const struct rte_eventdev *dev, const struct rte_cryptodev *cdev, > + struct rte_event_crypto_adapter_vector_limits *limits); > + > /** > * Retrieve the event device's eth Tx adapter capabilities. > * > @@ -1339,6 +1361,9 @@ struct eventdev_ops { > /**< Get crypto stats */ > eventdev_crypto_adapter_stats_reset crypto_adapter_stats_reset; > /**< Reset crypto stats */ > + eventdev_crypto_adapter_vector_limits_get_t > + crypto_adapter_vector_limits_get; > + /**< Get event vector limits for the crypto adapter */ >=20 > eventdev_eth_rx_adapter_q_stats_get > eth_rx_adapter_queue_stats_get; > /**< Get ethernet Rx queue stats */ > diff --git a/lib/eventdev/eventdev_trace.h b/lib/eventdev/eventdev_trace.= h > index 5ec43d80ee..d48cd58850 100644 > --- a/lib/eventdev/eventdev_trace.h > +++ b/lib/eventdev/eventdev_trace.h > @@ -18,6 +18,7 @@ extern "C" { > #include >=20 > #include "rte_eventdev.h" > +#include "rte_event_crypto_adapter.h" > #include "rte_event_eth_rx_adapter.h" > #include "rte_event_timer_adapter.h" >=20 > @@ -271,11 +272,12 @@ RTE_TRACE_POINT( > RTE_TRACE_POINT( > rte_eventdev_trace_crypto_adapter_queue_pair_add, > RTE_TRACE_POINT_ARGS(uint8_t adptr_id, uint8_t cdev_id, > - const void *event, int32_t queue_pair_id), > + int32_t queue_pair_id, > + const struct rte_event_crypto_adapter_queue_conf *conf), > rte_trace_point_emit_u8(adptr_id); > rte_trace_point_emit_u8(cdev_id); > rte_trace_point_emit_i32(queue_pair_id); > - rte_trace_point_emit_ptr(event); > + rte_trace_point_emit_ptr(conf); > ) >=20 > RTE_TRACE_POINT( > diff --git a/lib/eventdev/rte_event_crypto_adapter.c > b/lib/eventdev/rte_event_crypto_adapter.c > index 7c695176f4..73a4f231e2 100644 > --- a/lib/eventdev/rte_event_crypto_adapter.c > +++ b/lib/eventdev/rte_event_crypto_adapter.c > @@ -921,11 +921,12 @@ int > rte_event_crypto_adapter_queue_pair_add(uint8_t id, > uint8_t cdev_id, > int32_t queue_pair_id, > - const struct rte_event *event) > + const struct rte_event_crypto_adapter_queue_conf > *conf) > { > + struct rte_event_crypto_adapter_vector_limits limits; > struct event_crypto_adapter *adapter; > - struct rte_eventdev *dev; > struct crypto_device_info *dev_info; > + struct rte_eventdev *dev; > uint32_t cap; > int ret; >=20 > @@ -951,11 +952,47 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > id, > } >=20 > if ((cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND) && > - (event =3D=3D NULL)) { > + (conf =3D=3D NULL)) { > RTE_EDEV_LOG_ERR("Conf value can not be NULL for > dev_id=3D%u", > cdev_id); > return -EINVAL; > } Newline? > + if ((conf !=3D NULL) && Checking conf twice? > + (conf->flags & RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR)) { Else condition if the flags is not set? > + if ((cap & > RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR) =3D=3D 0) { > + RTE_EDEV_LOG_ERR("Event vectorization is not > supported," > + "dev %" PRIu8 " cdev %" PRIu8, id, > + cdev_id); > + return -ENOTSUP; > + } > + > + ret =3D rte_event_crypto_adapter_vector_limits_get( > + adapter->eventdev_id, cdev_id, &limits); > + if (ret < 0) { > + RTE_EDEV_LOG_ERR("Failed to get event device vector > " > + "limits, dev %" PRIu8 " cdev %" PRIu8, > + id, cdev_id); > + return -EINVAL; > + } New line? Please check other cases. > + if (conf->vector_sz < limits.min_sz || > + conf->vector_sz > limits.max_sz || > + conf->vector_timeout_ns < limits.min_timeout_ns || > + conf->vector_timeout_ns > limits.max_timeout_ns || > + conf->vector_mp =3D=3D NULL) { > + RTE_EDEV_LOG_ERR("Invalid event vector > configuration," > + " dev %" PRIu8 " cdev %" PRIu8, > + id, cdev_id); > + return -EINVAL; > + } > + if (conf->vector_mp->elt_size < > + (sizeof(struct rte_event_vector) + > + (sizeof(uintptr_t) * conf->vector_sz))) { > + RTE_EDEV_LOG_ERR("Invalid event vector > configuration," > + " dev %" PRIu8 " cdev %" PRIu8, > + id, cdev_id); > + return -EINVAL; > + } > + } >=20 > dev_info =3D &adapter->cdevs[cdev_id]; >=20 > @@ -990,7 +1027,7 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > id, > ret =3D (*dev->dev_ops->crypto_adapter_queue_pair_add)(dev, > dev_info->dev, > queue_pair_id, > - event); > + conf); > if (ret) > return ret; >=20 > @@ -1030,8 +1067,8 @@ rte_event_crypto_adapter_queue_pair_add(uint8_t > id, > rte_service_component_runstate_set(adapter->service_id, 1); > } >=20 > - rte_eventdev_trace_crypto_adapter_queue_pair_add(id, cdev_id, > event, > - queue_pair_id); > + rte_eventdev_trace_crypto_adapter_queue_pair_add(id, cdev_id, > + queue_pair_id, conf); > return 0; > } >=20 > @@ -1290,3 +1327,44 @@ rte_event_crypto_adapter_event_port_get(uint8_t > id, uint8_t *event_port_id) >=20 > return 0; > } > + > +int > +rte_event_crypto_adapter_vector_limits_get( > + uint8_t dev_id, uint16_t cdev_id, > + struct rte_event_crypto_adapter_vector_limits *limits) { > + struct rte_cryptodev *cdev; > + struct rte_eventdev *dev; > + uint32_t cap; > + int ret; > + > + RTE_EVENTDEV_VALID_DEVID_OR_ERR_RET(dev_id, -EINVAL); > + > + if (!rte_cryptodev_is_valid_dev(cdev_id)) { > + RTE_EDEV_LOG_ERR("Invalid dev_id=3D%" PRIu8, cdev_id); > + return -EINVAL; > + } > + > + if (limits =3D=3D NULL) > + return -EINVAL; Add appropriate error message like above? > + > + dev =3D &rte_eventdevs[dev_id]; > + cdev =3D rte_cryptodev_pmd_get_dev(cdev_id); > + > + ret =3D rte_event_crypto_adapter_caps_get(dev_id, cdev_id, &cap); > + if (ret) { > + RTE_EDEV_LOG_ERR("Failed to get adapter caps edev %" PRIu8 > + "cdev %" PRIu16, dev_id, cdev_id); > + return ret; > + } > + > + if (!(cap & RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR)) > + return -ENOTSUP; Same here. > + > + RTE_FUNC_PTR_OR_ERR_RET( > + *dev->dev_ops->crypto_adapter_vector_limits_get, > + -ENOTSUP); > + > + return dev->dev_ops->crypto_adapter_vector_limits_get( > + dev, cdev, limits); > +} > diff --git a/lib/eventdev/rte_event_crypto_adapter.h > b/lib/eventdev/rte_event_crypto_adapter.h > index d90a19e72c..7dd6171b9b 100644 > --- a/lib/eventdev/rte_event_crypto_adapter.h > +++ b/lib/eventdev/rte_event_crypto_adapter.h > @@ -253,6 +253,78 @@ struct rte_event_crypto_adapter_conf { > */ > }; >=20 > +#define RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR 0x1 > +/**< This flag indicates that crypto operations processed on the crypto > + * adapter need to be vectorized > + * @see rte_event_crypto_adapter_queue_conf::flags > + */ > + > +/** > + * Adapter queue configuration structure */ struct > +rte_event_crypto_adapter_queue_conf { > + uint32_t flags; > + /**< Flags for handling crypto operations > + * @see RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR > + */ > + struct rte_event ev; > + /**< If HW supports cryptodev queue pair to event queue binding, > + * application is expected to fill in event information. > + * @see > RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND > + */ > + uint16_t vector_sz; > + /**< Indicates the maximum number for crypto operations to combine > and > + * form a vector. > + * @see rte_event_crypto_adapter_vector_limits::min_sz > + * @see rte_event_crypto_adapter_vector_limits::max_sz > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > set in > + * @see rte_event_crypto_adapter_queue_conf::rx_queue_flags rx_queue_flags?? > + */ > + uint64_t vector_timeout_ns; > + /**< > + * Indicates the maximum number of nanoseconds to wait for > aggregating > + * crypto operations. Should be within vectorization limits of the > + * adapter > + * @see rte_event_crypto_adapter_vector_limits::min_timeout_ns > + * @see rte_event_crypto_adapter_vector_limits::max_timeout_ns > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > set in > + * @see rte_event_crypto_adapter_queue_conf::flags > + */ > + struct rte_mempool *vector_mp; > + /**< Indicates the mempool that should be used for allocating > + * rte_event_vector container. > + * Should be created by using `rte_event_vector_pool_create`. > + * Valid when RTE_EVENT_CRYPTO_ADAPTER_EVENT_VECTOR flag is > set in > + * @see rte_event_crypto_adapter_queue_conf::flags. > + */ > +}; > + > +/** > + * A structure used to retrieve event crypto adapter vector limits. > + */ > +struct rte_event_crypto_adapter_vector_limits { > + uint16_t min_sz; > + /**< Minimum vector limit configurable. > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > + */ > + uint16_t max_sz; > + /**< Maximum vector limit configurable. > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > + */ > + uint8_t log2_sz; > + /**< True if the size configured should be in log2. > + * @see rte_event_crypto_adapter_queue_conf::vector_sz > + */ > + uint64_t min_timeout_ns; > + /**< Minimum vector timeout configurable. > + * @see rte_event_crypto_adapter_queue_conf::vector_timeout_ns > + */ > + uint64_t max_timeout_ns; > + /**< Maximum vector timeout configurable. > + * @see rte_event_crypto_adapter_queue_conf::vector_timeout_ns > + */ > +}; > + > /** > * Function type used for adapter configuration callback. The callback i= s > * used to fill in members of the struct rte_event_crypto_adapter_conf, = this > @@ -392,10 +464,9 @@ rte_event_crypto_adapter_free(uint8_t id); > * Cryptodev queue pair identifier. If queue_pair_id is set -1, > * adapter adds all the pre configured queue pairs to the instance. > * > - * @param event > - * if HW supports cryptodev queue pair to event queue binding, applicat= ion is > - * expected to fill in event information, else it will be NULL. > - * @see RTE_EVENT_CRYPTO_ADAPTER_CAP_INTERNAL_PORT_QP_EV_BIND > + * @param conf > + * Additional configuration structure of type > + * *rte_event_crypto_adapter_queue_conf* > * > * @return > * - 0: Success, queue pair added correctly. > @@ -405,7 +476,7 @@ int > rte_event_crypto_adapter_queue_pair_add(uint8_t id, > uint8_t cdev_id, > int32_t queue_pair_id, > - const struct rte_event *event); > + const struct rte_event_crypto_adapter_queue_conf > *conf); >=20 > /** > * Delete a queue pair from an event crypto adapter. > @@ -523,6 +594,26 @@ rte_event_crypto_adapter_service_id_get(uint8_t id, > uint32_t *service_id); int rte_event_crypto_adapter_event_port_get(uint= 8_t > id, uint8_t *event_port_id); >=20 > +/** > + * Retrieve vector limits for a given event dev and crypto dev pair. > + * @see rte_event_crypto_adapter_vector_limits > + * > + * @param dev_id > + * Event device identifier. > + * @param cdev_id > + * Crypto device identifier. > + * @param [out] limits > + * A pointer to rte_event_crypto_adapter_vector_limits structure that > +has to > + * be filled. Space missing before "be filled" > + * > + * @return > + * - 0: Success. > + * - <0: Error code on failure. > + */ > +int rte_event_crypto_adapter_vector_limits_get( > + uint8_t dev_id, uint16_t cdev_id, > + struct rte_event_crypto_adapter_vector_limits *limits); > + > /** > * Enqueue a burst of crypto operations as event objects supplied in > *rte_event* > * structure on an event crypto adapter designated by its event *dev_id* > through diff --git a/lib/eventdev/rte_event_eth_rx_adapter.h > b/lib/eventdev/rte_event_eth_rx_adapter.h > index 3608a7b2cf..c8f2936866 100644 > --- a/lib/eventdev/rte_event_eth_rx_adapter.h > +++ b/lib/eventdev/rte_event_eth_rx_adapter.h > @@ -457,7 +457,8 @@ int rte_event_eth_rx_adapter_free(uint8_t id); > * @see RTE_EVENT_ETH_RX_ADAPTER_CAP_MULTI_EVENTQ > * > * @param conf > - * Additional configuration structure of type > *rte_event_eth_rx_adapter_conf* > + * Additional configuration structure of type > + * *rte_event_eth_rx_adapter_queue_conf* These changes are not relevant. Please consider sending separate patch. > * > * @return > * - 0: Success, Receive queue added correctly. > diff --git a/lib/eventdev/rte_eventdev.h b/lib/eventdev/rte_eventdev.h in= dex > 6a6f6ea4c1..1a737bf851 100644 > --- a/lib/eventdev/rte_eventdev.h > +++ b/lib/eventdev/rte_eventdev.h > @@ -1203,6 +1203,9 @@ struct rte_event_vector { > #define RTE_EVENT_TYPE_ETH_RX_ADAPTER_VECTOR = \ > (RTE_EVENT_TYPE_VECTOR | RTE_EVENT_TYPE_ETH_RX_ADAPTER) > /**< The event vector generated from eth Rx adapter. */ > +#define RTE_EVENT_TYPE_CRYPTODEV_VECTOR = \ > + (RTE_EVENT_TYPE_VECTOR | RTE_EVENT_TYPE_CRYPTODEV) /**< The > event > +vector generated from cryptodev adapter. */ >=20 > #define RTE_EVENT_TYPE_MAX 0x10 > /**< Maximum number of event types */ > @@ -1420,6 +1423,11 @@ rte_event_timer_adapter_caps_get(uint8_t dev_id, > uint32_t *caps); > * the private data information along with the crypto session. > */ >=20 > +#define RTE_EVENT_CRYPTO_ADAPTER_CAP_EVENT_VECTOR 0x10 > +/**< Flag indicates HW is capable of aggregating processed > + * crypto operations into rte_event_vector. > + */ > + > /** > * Retrieve the event device's crypto adapter capabilities for the > * specified cryptodev device > -- > 2.25.1