From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4A332423FE; Tue, 17 Jan 2023 16:30:49 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3BC01400EF; Tue, 17 Jan 2023 16:30:49 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) by mails.dpdk.org (Postfix) with ESMTP id 0CE68400D4 for ; Tue, 17 Jan 2023 16:30:47 +0100 (CET) Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 30HBcXp4018209 for ; Tue, 17 Jan 2023 07:30:47 -0800 Received: from nam11-dm6-obe.outbound.protection.outlook.com (mail-dm6nam11lp2177.outbound.protection.outlook.com [104.47.57.177]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3n3vstb1a2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Tue, 17 Jan 2023 07:30:46 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EHS28t2oQ8JDElqfA33+E2xuH/zaW14TWmafvD0lCxlabkKXirDrtojVhQDnKVtkM30E7fwecW952dT9PnkH4NXd2u0fClsXsgotQBFcJ9XD+H7IuODfA9ZLKcsWWGZ67fodcyspmwsivCUmke/TnauAYff86JUVVFFlh87otY5L78DRqBb5Ju38T4kk6P5gXDchOn7/VF7WUkpCsY7JEbWfy9fMrqp/FzNyL3w6u6ZUrWkQmnIE0Ls91CJfV5quGposN8xyJf5EvnRF5A3iVKHcgtgRGb9P+IkNsgiNLuuCGpqr9vpZRkIdpvuQ/Bx+2G0agcx/tO5jnoW5knCk0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kLj19gm2i9EpDdkX05eSjNTkmrIk47WIwVmm5v5tGWY=; b=PXqF/psSCV/rw/nt5A7fbNfJL+Lwj68uTFGTJc8zQGYxThRuBOy6Alr3ZWlQfVfwmT/EyE3eA3lp1VcLS1ivgThzJmUqaztmSHYFBrjLT3i6x3wYufhQ8IFsaeuJuBvXDXfJOJrVCqtA8KAPGN00a3T8JO8z6LI7wiUjW+VihzQ/NfjB3kp/SmuIidYSyFku4LMhT1nfcjKL4s0TkLFWjiFnUDpxlS/AxwDT5oTQs/BPB6x+dSQusFrjh4PpqhwRGnjhRs7kWUWY/xtZqX6WP2OJkUveUD0T4DSoBOAYeWro9K4h1pbS56OUXPPXdaS8Ve7aE8obB9HuY1zAp/pV3Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=marvell.com; dmarc=pass action=none header.from=marvell.com; dkim=pass header.d=marvell.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.onmicrosoft.com; s=selector1-marvell-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kLj19gm2i9EpDdkX05eSjNTkmrIk47WIwVmm5v5tGWY=; b=eCO4F4WqAeLkXZ8GZemV4a0yASbX6mD7OFP/LJE3+vwcQG2neXZ/rmUekKCP6QuSbBtjPb+9rkDCQOGVUHUXrE1tjCTRizyJkdvDIngLx1TwjYt22DvhcneeZf9rYBdXh7ri5Fg38O4wlDz8f/K1o/9kL48NdUd3usxekbCNGiQ= Received: from PH0PR18MB4425.namprd18.prod.outlook.com (2603:10b6:510:ef::13) by SA1PR18MB4632.namprd18.prod.outlook.com (2603:10b6:806:1d3::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.23; Tue, 17 Jan 2023 15:30:43 +0000 Received: from PH0PR18MB4425.namprd18.prod.outlook.com ([fe80::fe52:c288:4946:1e34]) by PH0PR18MB4425.namprd18.prod.outlook.com ([fe80::fe52:c288:4946:1e34%3]) with mapi id 15.20.5986.023; Tue, 17 Jan 2023 15:30:42 +0000 From: Shijith Thotton To: Volodymyr Fialko , "dev@dpdk.org" , Jerin Jacob Kollanukkaran CC: Anoob Joseph , Akhil Goyal , Volodymyr Fialko Subject: RE: [EXT] [PATCH] app/testeventdev: add crypto producer burst mode Thread-Topic: [EXT] [PATCH] app/testeventdev: add crypto producer burst mode Thread-Index: AQHZBjayJudejamc00CFbZ2Em12xcK6jBMvQ Date: Tue, 17 Jan 2023 15:30:42 +0000 Message-ID: References: <20221202101303.1523261-1-vfialko@marvell.com> In-Reply-To: <20221202101303.1523261-1-vfialko@marvell.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-dg-ref: =?us-ascii?Q?PG1ldGE+PGF0IG5tPSJib2R5LnR4dCIgcD0iYzpcdXNlcnNcc3Rob3R0b25c?= =?us-ascii?Q?YXBwZGF0YVxyb2FtaW5nXDA5ZDg0OWI2LTMyZDMtNGE0MC04NWVlLTZiODRi?= =?us-ascii?Q?YTI5ZTM1Ylxtc2dzXG1zZy1lNTdkMjQyNi05NjdiLTExZWQtOTQ5Ni1lODZh?= =?us-ascii?Q?NjQ5NjhlNTZcYW1lLXRlc3RcZTU3ZDI0MjgtOTY3Yi0xMWVkLTk0OTYtZTg2?= =?us-ascii?Q?YTY0OTY4ZTU2Ym9keS50eHQiIHN6PSI5OTQ4IiB0PSIxMzMxODQ0MzA0MDM5?= =?us-ascii?Q?NDg2ODgiIGg9IjMzSGNxZTZ4djBackRMMzNEdTFKZS9UREsyND0iIGlkPSIi?= =?us-ascii?Q?IGJsPSIwIiBibz0iMSIgY2k9ImNBQUFBRVJIVTFSU1JVRk5DZ1VBQU5nSEFB?= =?us-ascii?Q?Q1FFTmVuaUNyWkFiTlVMS0VaWmtBT3MxUXNvUmxtUUE0TUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFIQUFBQUJvQndBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFFQUFRQUJBQUFBM1R6RkFBQUFBQUFBQUFBQUFBQUFBSjRBQUFCaEFHUUFa?= =?us-ascii?Q?QUJ5QUdVQWN3QnpBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBR01BZFFCekFIUUFid0J0QUY4QWNB?= =?us-ascii?Q?QmxBSElBY3dCdkFHNEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FB?= =?us-ascii?Q?QUFBQUNlQUFBQVl3QjFBSE1BZEFCdkFHMEFYd0J3QUdnQWJ3QnVBR1VBYmdC?= =?us-ascii?Q?MUFHMEFZZ0JsQUhJQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFKNEFBQUJqQUhV?= =?us-ascii?Q?QWN3QjBBRzhBYlFCZkFITUFjd0J1QUY4QVpBQmhBSE1BYUFCZkFIWUFNQUF5?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= x-dg-refone: =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBRUFBQUFBQUFBQUFnQUFBQUFBbmdBQUFH?= =?us-ascii?Q?TUFkUUJ6QUhRQWJ3QnRBRjhBY3dCekFHNEFYd0JyQUdVQWVRQjNBRzhBY2dC?= =?us-ascii?Q?a0FITUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQVFBQUFBQUFBQUFDQUFBQUFBQ2VBQUFBWXdCMUFITUFkQUJ2QUcw?= =?us-ascii?Q?QVh3QnpBSE1BYmdCZkFHNEFid0JrQUdVQWJBQnBBRzBBYVFCMEFHVUFjZ0Jm?= =?us-ascii?Q?QUhZQU1BQXlBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUJBQUFBQUFB?= =?us-ascii?Q?QUFBSUFBQUFBQUo0QUFBQmpBSFVBY3dCMEFHOEFiUUJmQUhNQWN3QnVBRjhB?= =?us-ascii?Q?Y3dCd0FHRUFZd0JsQUY4QWRnQXdBRElBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFQUFBQUFBQUFBQWdBQUFBQUFuZ0FB?= =?us-ascii?Q?QUdRQWJBQndBRjhBY3dCckFIa0FjQUJsQUY4QVl3Qm9BR0VBZEFCZkFHMEFa?= =?us-ascii?Q?UUJ6QUhNQVlRQm5BR1VBWHdCMkFEQUFNZ0FBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBUUFBQUFBQUFBQUNBQUFBQUFDZUFBQUFaQUJzQUhBQVh3QnpB?= =?us-ascii?Q?R3dBWVFCakFHc0FYd0JqQUdnQVlRQjBBRjhBYlFCbEFITUFjd0JoQUdjQVpR?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= =?us-ascii?Q?QUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFB?= x-dg-reftwo: QUFBQUFBQUFBQUFBQkFBQUFBQUFBQUFJQUFBQUFBSjRBQUFCa0FHd0FjQUJmQUhRQVpRQmhBRzBBY3dCZkFHOEFiZ0JsQUdRQWNnQnBBSFlBWlFCZkFHWUFhUUJzQUdVQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUVBQUFBQUFBQUFBZ0FBQUFBQW5nQUFBR1VBYlFCaEFHa0FiQUJmQUdFQVpBQmtBSElBWlFCekFITUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQWdBQUFBQUFBQUFBQUFBQUFRQUFBQUFBQUFBQ0FBQUFBQUNlQUFBQWJRQmhBSElBZGdCbEFHd0FiQUJmQUhRQVpRQnlBRzBBYVFCdUFIVUFjd0FBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQUFBQUFBQUFBQUlBQUFBQUFBPT0iLz48L21ldGE+ x-dg-rorf: true x-ms-publictraffictype: Email x-ms-traffictypediagnostic: PH0PR18MB4425:EE_|SA1PR18MB4632:EE_ x-ms-office365-filtering-correlation-id: 86e125dd-c887-4ebb-62c5-08daf89fcb93 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: z/NL7z0+11vYv4DjhJokwaF8GPzbYip2N1au9BJdm5/s9mcb4GGPD2/+FUlsV+a6lmadj007qzc9dS1qvaF4fiQkF0B0LDj65FaLMpfz7As+wzeOkDDez+LUXRbsP2aPVqKxoniXXUfm6sco1o0QMsCg8udLUMdpMXZHTIsGLkgUpDqJY1P9dup+IzzZBiSgN+Z81fTeCw0s3UIP45GJ/J5XdgF0D1+ieZR9zQElzGvgbIMNbT4VzUNXAF7SMsb2XAbHSdw6qXDgxnJQtdkwWunjbBCMSsfp9mHEilB5bFtotq0tfDrRJI5HJynudR+npuCK9pLk1NwXITtsQFxUS/Hu3DTSTus+cxQJMhCWfmTpdztzS3mJwyxKacQHNUAZKPw6usSiAsFAPrMEaCkVDju5KsCiEZUgI4ht5q0Xx+jJRwHZg8PXgAe95k0eqpTTsIjLusHM+8QXHCZjVl2lPo38ta3Ms1XE8kkMn9N/FWjewDe8J+GdxKjlJ+vo9jBZ4Nm+PmkIxjI4ZbQgb7pWeWv7QW9PsXIGIIVHzFU+tauqxWz6CB3MB5t8vbBpPBMhKaTr0z/x1QKtH4k0XrTm+GHx8zCJRXoi2IWYndYqFXnkQjFtNRsX+1PZSwMZsN+jsPappfDGOgryP0kUW7z/7DBGfOoOWZ4rT7VTeDfSNqLJ1TOK2e5VxshuCdH/gnxF6toCcd0GGALEEo8GdGKcyA== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:PH0PR18MB4425.namprd18.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(4636009)(346002)(39860400002)(136003)(396003)(376002)(366004)(451199015)(2906002)(8936002)(5660300002)(52536014)(66476007)(4326008)(86362001)(83380400001)(66556008)(76116006)(8676002)(64756008)(33656002)(71200400001)(316002)(110136005)(54906003)(6636002)(41300700001)(66946007)(66446008)(7696005)(186003)(9686003)(26005)(6506007)(38070700005)(38100700002)(55016003)(478600001)(107886003)(122000001); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?UkeGTitA6eWFK892abjc8ahBqhkFeRnahyNs0tcbnCTZLxDo10z1SMnKbLHD?= =?us-ascii?Q?sIN4Yp2/cMSmVIWDYf9frcbpgJsZIGnbJ8aceSmIAOd6kIMumVl+trxcSHBF?= =?us-ascii?Q?EM8/T7w1tHwayPAh5sF3u0eWk47AWFJUQl0EgjzfFl3QscCrSIQjq4sIfjTN?= =?us-ascii?Q?hnp8QmNgSX7a326Ei1OlMBAsLFmhM9ZnWFZYe697BvLY+Sn1jEZc3w/rcoiR?= =?us-ascii?Q?rup+AaR+C7aUn6DhvXbztXYelAMBIhYBky/d5wpygJWjp8MURBhnkfSwSwOH?= =?us-ascii?Q?xriiDz/jVeLyTuWKatGzFu9JOcHqjyTJ4cNEPdOPR4RWE9Q8PLX747vQmZe7?= =?us-ascii?Q?2kBCFBjrMDgI6dWFLi4aej+dbPyd6/REehKf4FqnmBZkqoGlxtKJkXaTRdH/?= =?us-ascii?Q?liOAU4c5sUrS4UHu8rUQgALs2NVDrXIVFOAe5TB7m+rz9tYF3e2aGsw5edw5?= =?us-ascii?Q?HTSzVdmjVGRvnlXQm+C4j9kdNlbyjlgLhcV/RIKhRE7SKIHd2/fVipQq/YEd?= =?us-ascii?Q?hL65mWErIN2YgRlRKiLR9YSqANF0TWyfVJHk5iMrGQqOVCVY0ATt/P3LYdMi?= =?us-ascii?Q?9jTkVf5bJJntd884wXWWkN09CVoxGt4KWNPVDhRPwsZ17HbyoTfyN+fcwSw1?= =?us-ascii?Q?HlkhWW15hBkbaf6FqcaZm0hwlOp3IS/ISu6jGQUg6h0EP7XvjqQLpOa+7eAG?= =?us-ascii?Q?dbW0go4dzPqg79Ptz8z+5MF/sRthZ7twu8s8qdLw/UwA/mTHDJwcMlIreQyo?= =?us-ascii?Q?ylpRcbmSUCTNDqbAodhuWdIjvULp/faG63DiF/3aDRVFsihJYOdGMNOq3490?= =?us-ascii?Q?N0itTGCnxeywYkLeN/1jmIj7iRcvyjOGBjZaHw+SwNjm3EIFqL5pr5vKD9pJ?= =?us-ascii?Q?SCIIAsRhmhTkbfdl4LW9A5DkP3Jc5noxWG4zIql1Gd1LaUw4R1Kod86symLN?= =?us-ascii?Q?PftYUtlJVqSkPgD0j+owqlRo8Ipayjg1PFBM6TaoUf4dLWAyl+LQDxMhjXrJ?= =?us-ascii?Q?9Cp8MDUwFoDpd0rWMoAZa9ILtcyZ91fF1+7QAmutB6sIBiAoTiKq0YfEL0Av?= =?us-ascii?Q?VC8cchNjQxR+rc83nTORMKnieGhEEzei95RY+2xkSNgXG7Qx/+ycMhW28ezm?= =?us-ascii?Q?YPE8jUS1+YZlAxs9Cl0NHruJX1NLYrzGKNbpHLA6A/pnFvw+VyP1ngWRKcRP?= =?us-ascii?Q?9Zn4B3DqTPJni0jp1jafkuXjB64JbLEV5wgY5rR12Th9TgDWxlRbLpe9YF2e?= =?us-ascii?Q?iBJRGEL8/ajU8/tGBIHXag564X/KN0IlvCrY203u0K1a/ioramTqR76+XgJ4?= =?us-ascii?Q?jYmS4cxjwQjQl6cO7Ds/bsJqH/MvlqRudZUREOn2If+TiCaDFLgDYiD8OCy6?= =?us-ascii?Q?VKdvVfRD2dOHHRj9iXC6vuCnXFwLnYnYd7W4qAoQ/pU7ISc78HrhyYSlHh/j?= =?us-ascii?Q?tw7elmM4QoSnY9PeeYRgNXkodmYo0rA/BczJbHrhi5JKGHPAX5qioqxJtGzA?= =?us-ascii?Q?6+f39IhdPYAuL4BT84blgWXJBQ6mfpo34HqBrJAh2y617vBLflfsXehFRzIQ?= =?us-ascii?Q?78raaTvWjEP8lwEcKUEn0PTvm4P31m8m6U//Fp/3?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: marvell.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: PH0PR18MB4425.namprd18.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 86e125dd-c887-4ebb-62c5-08daf89fcb93 X-MS-Exchange-CrossTenant-originalarrivaltime: 17 Jan 2023 15:30:42.4644 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: utEHP8lRPkHrrfE88QwEyy97q6uNmOXcp7LyYSULxqHTL4ZJ1cNSInHoKPbSpFN6eiF4HtI4Se7PZVwPItzt3g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR18MB4632 X-Proofpoint-ORIG-GUID: UlDPfFpTS_XWX89C0NQTTRTL9tL36XIS X-Proofpoint-GUID: UlDPfFpTS_XWX89C0NQTTRTL9tL36XIS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.923,Hydra:6.0.562,FMLib:17.11.122.1 definitions=2023-01-17_06,2023-01-17_01,2022-06-22_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org >Add ability to set enqueue burst size for crypto producer. > >Existing parameter `--prod_enq_burst_sz` can be used in combination with >`--prod_type_cryptodev` to enable burst enqueue for crypto producer. > >Example: > ./dpdk-test-eventdev -l 0-2 -a -a -- \ > --prod_type_cryptodev --crypto_adptr_mode 1 --test=3Dperf_atq \ > --stlist=3Da --wlcores 1 --plcores 2 --prod_enq_burst_sz 32 > >Signed-off-by: Volodymyr Fialko =20 Acked-by: Shijith Thotton >--- > app/test-eventdev/test_perf_common.c | 235 >++++++++++++++++++++++++++- > doc/guides/tools/testeventdev.rst | 3 +- > 2 files changed, 235 insertions(+), 3 deletions(-) > >diff --git a/app/test-eventdev/test_perf_common.c b/app/test- >eventdev/test_perf_common.c >index 8d7e483c55..c54f0ba1df 100644 >--- a/app/test-eventdev/test_perf_common.c >+++ b/app/test-eventdev/test_perf_common.c >@@ -554,6 +554,233 @@ perf_event_crypto_producer(void *arg) > return 0; > } > >+static void >+crypto_adapter_enq_op_new_burst(struct prod_data *p) >+{ >+ const struct test_perf *t =3D p->t; >+ const struct evt_options *opt =3D t->opt; >+ >+ struct rte_mbuf *m, *pkts_burst[MAX_PROD_ENQ_BURST_SIZE]; >+ struct rte_crypto_op *ops_burst[MAX_PROD_ENQ_BURST_SIZE]; >+ const uint32_t burst_size =3D opt->prod_enq_burst_sz; >+ uint8_t *result[MAX_PROD_ENQ_BURST_SIZE]; >+ const uint32_t nb_flows =3D t->nb_flows; >+ const uint64_t nb_pkts =3D t->nb_pkts; >+ uint16_t len, enq, nb_alloc, offset; >+ struct rte_mempool *pool =3D t->pool; >+ uint16_t qp_id =3D p->ca.cdev_qp_id; >+ uint8_t cdev_id =3D p->ca.cdev_id; >+ uint64_t alloc_failures =3D 0; >+ uint32_t flow_counter =3D 0; >+ uint64_t count =3D 0; >+ uint32_t i; >+ >+ if (opt->verbose_level > 1) >+ printf("%s(): lcore %d queue %d cdev_id %u cdev_qp_id %u\n", >+ __func__, rte_lcore_id(), p->queue_id, p->ca.cdev_id, >+ p->ca.cdev_qp_id); >+ >+ offset =3D sizeof(struct perf_elt); >+ len =3D RTE_MAX(RTE_ETHER_MIN_LEN + offset, opt->mbuf_sz); >+ >+ while (count < nb_pkts && t->done =3D=3D false) { >+ if (opt->crypto_op_type =3D=3D RTE_CRYPTO_OP_TYPE_SYMMETRIC) >{ >+ struct rte_crypto_sym_op *sym_op; >+ int ret; >+ >+ nb_alloc =3D rte_crypto_op_bulk_alloc(t->ca_op_pool, >+ RTE_CRYPTO_OP_TYPE_SYMMETRIC, >ops_burst, burst_size); >+ if (unlikely(nb_alloc !=3D burst_size)) { >+ alloc_failures++; >+ continue; >+ } >+ >+ ret =3D rte_pktmbuf_alloc_bulk(pool, pkts_burst, >burst_size); >+ if (unlikely(ret !=3D 0)) { >+ alloc_failures++; >+ rte_mempool_put_bulk(t->ca_op_pool, (void >**)ops_burst, burst_size); >+ continue; >+ } >+ >+ for (i =3D 0; i < burst_size; i++) { >+ m =3D pkts_burst[i]; >+ rte_pktmbuf_append(m, len); >+ sym_op =3D ops_burst[i]->sym; >+ sym_op->m_src =3D m; >+ sym_op->cipher.data.offset =3D offset; >+ sym_op->cipher.data.length =3D len - offset; >+ rte_crypto_op_attach_sym_session(ops_burst[i], >+ p- >>ca.crypto_sess[flow_counter++ % nb_flows]); >+ } >+ } else { >+ struct rte_crypto_asym_op *asym_op; >+ >+ nb_alloc =3D rte_crypto_op_bulk_alloc(t->ca_op_pool, >+ RTE_CRYPTO_OP_TYPE_ASYMMETRIC, >ops_burst, burst_size); >+ if (unlikely(nb_alloc !=3D burst_size)) { >+ alloc_failures++; >+ continue; >+ } >+ >+ if (rte_mempool_get_bulk(pool, (void **)result, >burst_size)) { >+ alloc_failures++; >+ rte_mempool_put_bulk(t->ca_op_pool, (void >**)ops_burst, burst_size); >+ continue; >+ } >+ >+ for (i =3D 0; i < burst_size; i++) { >+ asym_op =3D ops_burst[i]->asym; >+ asym_op->modex.base.data =3D >modex_test_case.base.data; >+ asym_op->modex.base.length =3D >modex_test_case.base.len; >+ asym_op->modex.result.data =3D result[i]; >+ asym_op->modex.result.length =3D >modex_test_case.result_len; >+ > rte_crypto_op_attach_asym_session(ops_burst[i], >+ p- >>ca.crypto_sess[flow_counter++ % nb_flows]); >+ } >+ } >+ >+ enq =3D 0; >+ while (!t->done) { >+ enq +=3D rte_cryptodev_enqueue_burst(cdev_id, qp_id, >ops_burst + enq, >+ burst_size - enq); >+ if (enq =3D=3D burst_size) >+ break; >+ } >+ >+ count +=3D burst_size; >+ } >+ >+ if (opt->verbose_level > 1 && alloc_failures) >+ printf("%s(): lcore %d allocation failures: %"PRIu64"\n", >+ __func__, rte_lcore_id(), alloc_failures); >+} >+ >+static void >+crypto_adapter_enq_op_fwd_burst(struct prod_data *p) >+{ >+ const struct test_perf *t =3D p->t; >+ const struct evt_options *opt =3D t->opt; >+ >+ struct rte_mbuf *m, *pkts_burst[MAX_PROD_ENQ_BURST_SIZE]; >+ struct rte_crypto_op *ops_burst[MAX_PROD_ENQ_BURST_SIZE]; >+ const uint32_t burst_size =3D opt->prod_enq_burst_sz; >+ struct rte_event ev[MAX_PROD_ENQ_BURST_SIZE]; >+ uint8_t *result[MAX_PROD_ENQ_BURST_SIZE]; >+ const uint32_t nb_flows =3D t->nb_flows; >+ const uint64_t nb_pkts =3D t->nb_pkts; >+ uint16_t len, enq, nb_alloc, offset; >+ struct rte_mempool *pool =3D t->pool; >+ const uint8_t dev_id =3D p->dev_id; >+ const uint8_t port =3D p->port_id; >+ uint64_t alloc_failures =3D 0; >+ uint32_t flow_counter =3D 0; >+ uint64_t count =3D 0; >+ uint32_t i; >+ >+ if (opt->verbose_level > 1) >+ printf("%s(): lcore %d port %d queue %d cdev_id %u cdev_qp_id >%u\n", >+ __func__, rte_lcore_id(), port, p->queue_id, >+ p->ca.cdev_id, p->ca.cdev_qp_id); >+ >+ offset =3D sizeof(struct perf_elt); >+ len =3D RTE_MAX(RTE_ETHER_MIN_LEN + offset, opt->mbuf_sz); >+ >+ for (i =3D 0; i < burst_size; i++) { >+ ev[i].event =3D 0; >+ ev[i].op =3D RTE_EVENT_OP_NEW; >+ ev[i].queue_id =3D p->queue_id; >+ ev[i].sched_type =3D RTE_SCHED_TYPE_ATOMIC; >+ ev[i].event_type =3D RTE_EVENT_TYPE_CPU; >+ } >+ >+ while (count < nb_pkts && t->done =3D=3D false) { >+ if (opt->crypto_op_type =3D=3D RTE_CRYPTO_OP_TYPE_SYMMETRIC) >{ >+ struct rte_crypto_sym_op *sym_op; >+ int ret; >+ >+ nb_alloc =3D rte_crypto_op_bulk_alloc(t->ca_op_pool, >+ RTE_CRYPTO_OP_TYPE_SYMMETRIC, >ops_burst, burst_size); >+ if (unlikely(nb_alloc !=3D burst_size)) { >+ alloc_failures++; >+ continue; >+ } >+ >+ ret =3D rte_pktmbuf_alloc_bulk(pool, pkts_burst, >burst_size); >+ if (unlikely(ret !=3D 0)) { >+ alloc_failures++; >+ rte_mempool_put_bulk(t->ca_op_pool, (void >**)ops_burst, burst_size); >+ continue; >+ } >+ >+ for (i =3D 0; i < burst_size; i++) { >+ m =3D pkts_burst[i]; >+ rte_pktmbuf_append(m, len); >+ sym_op =3D ops_burst[i]->sym; >+ sym_op->m_src =3D m; >+ sym_op->cipher.data.offset =3D offset; >+ sym_op->cipher.data.length =3D len - offset; >+ rte_crypto_op_attach_sym_session(ops_burst[i], >+ p- >>ca.crypto_sess[flow_counter++ % nb_flows]); >+ ev[i].event_ptr =3D ops_burst[i]; >+ } >+ } else { >+ struct rte_crypto_asym_op *asym_op; >+ >+ nb_alloc =3D rte_crypto_op_bulk_alloc(t->ca_op_pool, >+ RTE_CRYPTO_OP_TYPE_ASYMMETRIC, >ops_burst, burst_size); >+ if (unlikely(nb_alloc !=3D burst_size)) { >+ alloc_failures++; >+ continue; >+ } >+ >+ if (rte_mempool_get_bulk(pool, (void **)result, >burst_size)) { >+ alloc_failures++; >+ rte_mempool_put_bulk(t->ca_op_pool, (void >**)ops_burst, burst_size); >+ continue; >+ } >+ >+ for (i =3D 0; i < burst_size; i++) { >+ asym_op =3D ops_burst[i]->asym; >+ asym_op->modex.base.data =3D >modex_test_case.base.data; >+ asym_op->modex.base.length =3D >modex_test_case.base.len; >+ asym_op->modex.result.data =3D result[i]; >+ asym_op->modex.result.length =3D >modex_test_case.result_len; >+ > rte_crypto_op_attach_asym_session(ops_burst[i], >+ p- >>ca.crypto_sess[flow_counter++ % nb_flows]); >+ ev[i].event_ptr =3D ops_burst[i]; >+ } >+ } >+ >+ enq =3D 0; >+ while (!t->done) { >+ enq +=3D rte_event_crypto_adapter_enqueue(dev_id, >port, ev + enq, >+ burst_size - enq); >+ if (enq =3D=3D burst_size) >+ break; >+ } >+ >+ count +=3D burst_size; >+ } >+ >+ if (opt->verbose_level > 1 && alloc_failures) >+ printf("%s(): lcore %d allocation failures: %"PRIu64"\n", >+ __func__, rte_lcore_id(), alloc_failures); >+} >+ >+static inline int >+perf_event_crypto_producer_burst(void *arg) >+{ >+ struct prod_data *p =3D arg; >+ struct evt_options *opt =3D p->t->opt; >+ >+ if (opt->crypto_adptr_mode =3D=3D >RTE_EVENT_CRYPTO_ADAPTER_OP_NEW) >+ crypto_adapter_enq_op_new_burst(p); >+ else >+ crypto_adapter_enq_op_fwd_burst(p); >+ >+ return 0; >+} >+ > static int > perf_producer_wrapper(void *arg) > { >@@ -580,8 +807,12 @@ perf_producer_wrapper(void *arg) > else if (t->opt->prod_type =3D=3D EVT_PROD_TYPE_EVENT_TIMER_ADPTR && > t->opt->timdev_use_burst) > return perf_event_timer_producer_burst(arg); >- else if (t->opt->prod_type =3D=3D EVT_PROD_TYPE_EVENT_CRYPTO_ADPTR) >- return perf_event_crypto_producer(arg); >+ else if (t->opt->prod_type =3D=3D EVT_PROD_TYPE_EVENT_CRYPTO_ADPTR) { >+ if (t->opt->prod_enq_burst_sz > 1) >+ return perf_event_crypto_producer_burst(arg); >+ else >+ return perf_event_crypto_producer(arg); >+ } > return 0; > } > >diff --git a/doc/guides/tools/testeventdev.rst >b/doc/guides/tools/testeventdev.rst >index 6f065b9752..33cbe04d70 100644 >--- a/doc/guides/tools/testeventdev.rst >+++ b/doc/guides/tools/testeventdev.rst >@@ -176,7 +176,8 @@ The following are the application command-line options= : > > Set producer enqueue burst size. Can be used to configure the numb= er of > events the producer(s) will enqueue as a burst to the event device= . >- Only applicable for `perf_queue` test. >+ Only applicable for `perf_queue` and `perf_atq` test in combinatio= n with >+ CPU (default) or crypto device (``--prod_type_cryptodev``) produce= rs. > > * ``--nb_eth_queues`` > >-- >2.25.1