From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3450EA0A0C; Thu, 3 Jun 2021 18:11:17 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1B418410EC; Thu, 3 Jun 2021 18:11:13 +0200 (CEST) Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by mails.dpdk.org (Postfix) with ESMTP id A90EC40DF6; Thu, 3 Jun 2021 12:03:38 +0200 (CEST) IronPort-SDR: TtQvSJ4HrJ4w9vST8NvoMyaQec82oG9dRVPr1AfgJTgDXl7aUIR0FDuDDOaPr/v+e5bRkpLruK thgJr6hpZgnA== X-IronPort-AV: E=McAfee;i="6200,9189,10003"; a="203998887" X-IronPort-AV: E=Sophos;i="5.83,244,1616482800"; d="scan'208";a="203998887" Received: from fmsmga002.fm.intel.com ([10.253.24.26]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Jun 2021 03:03:36 -0700 IronPort-SDR: o24O+eMamg+tAtQa+bHN/YbhEB++rUF5R+hwdzIoqBZ8YQ521OOv/Pqs4ILWHP0C5mhLJy9Y0r McteL14IBqBw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.83,244,1616482800"; d="scan'208";a="483412688" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by fmsmga002.fm.intel.com with ESMTP; 03 Jun 2021 03:03:35 -0700 Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4; Thu, 3 Jun 2021 03:03:35 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2242.4 via Frontend Transport; Thu, 3 Jun 2021 03:03:35 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.103) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2242.4; Thu, 3 Jun 2021 03:03:35 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Knp9l2AM2g0MS2cOEWM+MzhLxgsoAHXVhYYxD6r5IIkqjxdH6i2Jo0wAhpdYqImfMRIRDKHKp5n+nyKR+riO46q9sm42lMwSjZp3n/1ya4brARM/ZzNB8blOxLlBquMTjaj7FpFFFHdakui2jP72NsDbhRxobWSK5vtsPdTklb6mAlSn+UKQqC4Ct3UPgYw+eMJgI1W47LZ9KZCplMrkczM6h6dPjne9gX9QKahic6P6zppVit9FrXiBe1Yavf3RnHWikXO27xG/F4J7LSIW4aLWEqNINg6L//PKvjzkDml7AkpAUPNEavXAcc5Cq2byHsRY4juoN4hPanQ7/YvlOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0IXCBG0NbY/etZS/+JMAjER+InuBuq+p2nXhVvQpjfk=; b=apoRLX5ZaSBoKwLtNGXAjZ0F//bsL4zMF6ehtju5hTQ4lOvdVE46tjXEy1UHjAxqn8l+RV4IO8Z/ylcBM8ITd/e8z1mXszATWUKOao7iqd4Ayn0A9/7/Cwnj4XKiHOe9cTI8BN1dDRTIH7DC1A/ykLuLNyNu7xsyEV7Z2IDOBUJcOLndiKFp6XdbIjZ0iQlnAcS0DHiXHLkwX3cDxyGj9CO/dEN7SQUCZP9udd5uaGqWrOOM2zT8Jj2ZwjX61zd5cfWrM9Kz4XcCfHQlESyVTfUeZmhr9B32kX8b589DIO+Q/QAZd9iVnB61yfF2Hlprdd0XPyauteOb8YCGig5/gw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=intel.onmicrosoft.com; s=selector2-intel-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0IXCBG0NbY/etZS/+JMAjER+InuBuq+p2nXhVvQpjfk=; b=Gl+/48AP7LjnaE1AkfRFku94+4v3boiXBcT+lXvO9Hay4s8JtzGGy6uQl/1IyRNwRkufKlQk7R5jWBY3bUE48sQ8r4cEzdNvioQOjEbYQf4C28+381NMRWdOxziqBaAhe8rkj4SFzRkHGCvxLs3/ir5HzNrI7p2eXGGtui9dyKc= Received: from SJ0PR11MB4799.namprd11.prod.outlook.com (2603:10b6:a03:2ae::19) by SJ0PR11MB5039.namprd11.prod.outlook.com (2603:10b6:a03:2da::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4173.20; Thu, 3 Jun 2021 10:03:32 +0000 Received: from SJ0PR11MB4799.namprd11.prod.outlook.com ([fe80::f970:8224:8a12:3d05]) by SJ0PR11MB4799.namprd11.prod.outlook.com ([fe80::f970:8224:8a12:3d05%4]) with mapi id 15.20.4195.020; Thu, 3 Jun 2021 10:03:32 +0000 From: "Wang, Yixue" To: "Zhang, Qi Z" , "Yang, Qiming" CC: "Zhang, Liheng" , "Dong, Yao" , "dev@dpdk.org" , "stable@dpdk.org" Thread-Topic: [PATCH] net/ice: fix wrong data path selection in secondary process Thread-Index: AQHXUHvceUElXqME/UqpWTOL9jz+1KsCHcjg Date: Thu, 3 Jun 2021 10:03:31 +0000 Message-ID: References: <20210524090759.980530-1-qi.z.zhang@intel.com> In-Reply-To: <20210524090759.980530-1-qi.z.zhang@intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.6.0.76 dlp-reaction: no-action authentication-results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=intel.com; x-originating-ip: [192.198.143.20] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 1998abba-d2a1-44d6-8cba-08d92676d803 x-ms-traffictypediagnostic: SJ0PR11MB5039: x-ld-processed: 46c98d88-e344-4ed4-8496-4ed7712e255d,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:6430; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: PUlnKv789Dw5jNqmTPPB27X+aV096lIDkETafoec1rCxRMAb5rLLHK7TcsXEno6OJJ7M0+hwngOPlFJSWk8xd0QBzCimT/gv+KLVLkb1xmJihHveZ8p/xQCkmyDgiNjhjj0M86qtcTSQrcCfvyFEZssgmAi4uJbyXXNgv+DmYTZRl9QFMb+vd5HP2mLjNDI+QrzU3Y54F5xYf+qTb5jSM8txtEjC/rwsq3YbGbDImu217qUXbkY68K5jdih/otZkbLwBVWs4Xd7kGZmMbmvBo8ukhuM1s8QeLDcsErWzMXvfxw4uSKJcAi9x5/B+bQA+HUz+ulDjKcVLDhoNE8A/kC1W85NIIxIC+HjAFtAa6XxxMg6OfMqQV++5KqnwqLp9jfORWSbZL6cLAxTCjaBG5CUsRUZqXsO1vWudnteUXIbDSIpCbxTEzJP12cTV/S9ryVaVOSLaOevpWIlg4zJALqokgemvPC5gqqi0AJyl61RXso/8oFsQLg4cwh29nn/u39vIc7QIMD7O2OON/LFH0WkKXiXyUUeVcmu9xQoChUfeJKQ2XangH4k/W1PrJhkzlo91Jfn2eOZokJ4TgPeX9NwEHg5e7X6JXLU7GA5OVM0= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SJ0PR11MB4799.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(376002)(136003)(396003)(366004)(346002)(39860400002)(55016002)(53546011)(478600001)(6506007)(8936002)(5660300002)(4326008)(52536014)(450100002)(66946007)(33656002)(110136005)(76116006)(66476007)(8676002)(38100700002)(26005)(9686003)(316002)(66556008)(71200400001)(186003)(54906003)(7696005)(6636002)(66446008)(64756008)(122000001)(86362001)(83380400001)(2906002); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata: =?us-ascii?Q?xvEDyuKvATFVgMN0bJ3E6ptBkxc0hU+o9kcCxK5GFOn5dP8MZCgwDa7is4ku?= =?us-ascii?Q?B0uoMUSd6NSM2EpICDaQMWt9Rbqg4OQgvJTDXWKCrX3WivRv4hAZWn0wOJpe?= =?us-ascii?Q?Y4gNhD/RA2kuVv5HTw/Hgg0AMnj2EMeqs+VVegvz57HPwlMqUQwmSBAEXz+s?= =?us-ascii?Q?kPJ4ycAXiQRlhnAo6AzvtYrW+zhHKIqQqkzrwh0xRVUx0nkHOdqVNAcSR6Uc?= =?us-ascii?Q?6VeOfw4/4kew2wFVC/+oq7YJhQh4BY0fExMjf7Z8We+VqbDRXHgRwQMThl94?= =?us-ascii?Q?OxBxI3BEQbu7alqKfdhZCpp9oCCrbJr/YI+Df4URklcoiKCISHHBT6OVy9fp?= =?us-ascii?Q?ZB+O1mJlz9YWDeNU41SZvod6aIXpSKbftps1TUXOnG8ty0gNumzPhBVVyTHX?= =?us-ascii?Q?Tx+ELFyPsO+OdNgN+w+i8CZg7lKnziOimbOl/Qyl8rsbB+i8B0oBnr/FvWGn?= =?us-ascii?Q?SiMTFxBcIOlR8fdiAd1t442nBM9ddYWsY8QcLny32meEYXP7fV5mXi6OE0ZJ?= =?us-ascii?Q?NozKQGZ3dYac0OVNiL5yfofRYp0ZdfQfofZQktJ/QS+W9I+CXmPwC5/J/X4f?= =?us-ascii?Q?VkYi/23zCmJXyxMrtTHqRf6B0wJ/AHWV4U/Q7roV7/9Abl+vq4nzi4UOfmHy?= =?us-ascii?Q?GINCiMzjrQ4CN+ap+YZpS8UZUyYwmCmx9ygfe8XJuVNW4v4eqkVP8fGm0i/X?= =?us-ascii?Q?7w/gJna4PVNAlkYl/m+sJMrH7/k/OF7kWav79+4Inp9DPHPsdIY9nYtOFfho?= =?us-ascii?Q?CPnXxUTdAt+rsdx2GSkDtYCV0kitaRde/bUt5o0bfbkvucMCZU9LknlUBjY5?= =?us-ascii?Q?bDOe9+9pghLno2h9WOsFB8W3bB9di2tBlwus9noQ3KKLlJoZ6fTq5cp+5tys?= =?us-ascii?Q?IzrDOSC1/5s0u1OmpV9UXKvvfhYt/BhSRlDm9cAY48QBXVOgnwmAxkxwhe3t?= =?us-ascii?Q?mbDNZAgvBXkwbFJQOShd3hd6wCh/i0kxT9H+yGchmxmfr0K5NkxAgoYaZ0kX?= =?us-ascii?Q?DBAxojoQOJSiqYG9rpL4dVtX+usIqoUKePh+3jwZP9nJW12I+ZDLCaVKOchr?= =?us-ascii?Q?4/Zg7FRh9cKD8xnE9h0tKa5AYX5V8k7vABbfNXpVgosyMK51YB++uYVbz6BL?= =?us-ascii?Q?m0HaSur03fyEtYIMA24QnUEfpG/XqWxuDKpALmgIPcwXfvPc5xWCTMw1lOIg?= =?us-ascii?Q?nB33PbcPDlCtG0yc8YGg/5pCz59xTuZ21wBzgv7g2oA0LbSa+p4lc3YWXkYx?= =?us-ascii?Q?ZB3++1MzFrkdSPUSL/8Crj9WCWrqFyeD0utt/WSlQ9V9cGPe9cmgtD69bDuL?= =?us-ascii?Q?ufo=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SJ0PR11MB4799.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1998abba-d2a1-44d6-8cba-08d92676d803 X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Jun 2021 10:03:32.0299 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: sCU/aTsu4XpUma6FLDHNn1J8TyBoEzOpidBDdKuhu0ikPGNxNd12hniQlTefq9nxRlAZH8jzqnWbNrt5V3Ln5Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5039 X-OriginatorOrg: intel.com X-Mailman-Approved-At: Thu, 03 Jun 2021 18:11:09 +0200 Subject: Re: [dpdk-dev] [PATCH] net/ice: fix wrong data path selection in secondary process X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Hi, Qi I've tested this patch and it works. Best Regards, Yixue. > -----Original Message----- > From: Zhang, Qi Z > Sent: Monday, May 24, 2021 17:08 > To: Yang, Qiming > Cc: Zhang, Liheng ; Wang, Yixue > ; Dong, Yao ; dev@dpdk.org; > Zhang, Qi Z ; stable@dpdk.org > Subject: [PATCH] net/ice: fix wrong data path selection in secondary proc= ess >=20 > The flag use_avx2 and use_avx512 are defined as local variables, they wil= l not be > aware by the secondary process, then wrong data path is selected. Fix the= issue > by moving them into struct ice_adapter. >=20 > Fixes: ae60d3c9b227 ("net/ice: support Rx AVX2 vector") > Fixes: 2d5f6953d56d ("net/ice: support vector AVX2 in Tx") > Fixes: 7f85d5ebcfe1 ("net/ice: add AVX512 vector path") > Cc: stable@dpdk.org >=20 > Reported-by: Yixue Wang > Signed-off-by: Qi Zhang > Tested-by: Yixue Wang > --- > drivers/net/ice/ice_ethdev.h | 6 +++++ > drivers/net/ice/ice_rxtx.c | 44 ++++++++++++++++++------------------ > 2 files changed, 28 insertions(+), 22 deletions(-) >=20 > diff --git a/drivers/net/ice/ice_ethdev.h b/drivers/net/ice/ice_ethdev.h = index > 2a8a8169d5..aebfd1b0b7 100644 > --- a/drivers/net/ice/ice_ethdev.h > +++ b/drivers/net/ice/ice_ethdev.h > @@ -487,6 +487,12 @@ struct ice_adapter { > struct ice_devargs devargs; > enum ice_pkg_type active_pkg_type; /* loaded ddp package type */ > uint16_t fdir_ref_cnt; > +#ifdef RTE_ARCH_X86 > + bool rx_use_avx2; > + bool rx_use_avx512; > + bool tx_use_avx2; > + bool tx_use_avx512; > +#endif > }; >=20 > struct ice_vsi_vlan_pvid_info { > diff --git a/drivers/net/ice/ice_rxtx.c b/drivers/net/ice/ice_rxtx.c inde= x > 49abcb2f5c..f4f6f48d78 100644 > --- a/drivers/net/ice/ice_rxtx.c > +++ b/drivers/net/ice/ice_rxtx.c > @@ -3058,11 +3058,11 @@ ice_set_rx_function(struct rte_eth_dev *dev) > #ifdef RTE_ARCH_X86 > struct ice_rx_queue *rxq; > int i; > - int rx_check_ret; > - bool use_avx512 =3D false; > - bool use_avx2 =3D false; > + int rx_check_ret =3D 0; >=20 > if (rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY) { > + ad->rx_use_avx512 =3D false; > + ad->rx_use_avx2 =3D false; > rx_check_ret =3D ice_rx_vec_dev_check(dev); > if (rx_check_ret >=3D 0 && ad->rx_bulk_alloc_allowed && > rte_vect_get_max_simd_bitwidth() >=3D RTE_VECT_SIMD_128) > { @@ -3079,16 +3079,16 @@ ice_set_rx_function(struct rte_eth_dev *dev) > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) =3D=3D > 1 && > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512BW) > =3D=3D 1) #ifdef CC_AVX512_SUPPORT > - use_avx512 =3D true; > + ad->rx_use_avx512 =3D true; > #else > PMD_DRV_LOG(NOTICE, > "AVX512 is not supported in build env"); #endif > - if (!use_avx512 && > + if (!ad->rx_use_avx512 && > (rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX2) =3D=3D 1 > || > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) =3D=3D > 1) && > rte_vect_get_max_simd_bitwidth() >=3D > RTE_VECT_SIMD_256) > - use_avx2 =3D true; > + ad->rx_use_avx2 =3D true; >=20 > } else { > ad->rx_vec_allowed =3D false; > @@ -3097,7 +3097,7 @@ ice_set_rx_function(struct rte_eth_dev *dev) >=20 > if (ad->rx_vec_allowed) { > if (dev->data->scattered_rx) { > - if (use_avx512) { > + if (ad->rx_use_avx512) { > #ifdef CC_AVX512_SUPPORT > if (rx_check_ret =3D=3D > ICE_VECTOR_OFFLOAD_PATH) { > PMD_DRV_LOG(NOTICE, > @@ -3116,14 +3116,14 @@ ice_set_rx_function(struct rte_eth_dev *dev) > } else { > PMD_DRV_LOG(DEBUG, > "Using %sVector Scattered Rx > (port %d).", > - use_avx2 ? "avx2 " : "", > + ad->rx_use_avx2 ? "avx2 " : "", > dev->data->port_id); > - dev->rx_pkt_burst =3D use_avx2 ? > + dev->rx_pkt_burst =3D ad->rx_use_avx2 ? > ice_recv_scattered_pkts_vec_avx2 : > ice_recv_scattered_pkts_vec; > } > } else { > - if (use_avx512) { > + if (ad->rx_use_avx512) { > #ifdef CC_AVX512_SUPPORT > if (rx_check_ret =3D=3D > ICE_VECTOR_OFFLOAD_PATH) { > PMD_DRV_LOG(NOTICE, > @@ -3142,9 +3142,9 @@ ice_set_rx_function(struct rte_eth_dev *dev) > } else { > PMD_DRV_LOG(DEBUG, > "Using %sVector Rx (port %d).", > - use_avx2 ? "avx2 " : "", > + ad->rx_use_avx2 ? "avx2 " : "", > dev->data->port_id); > - dev->rx_pkt_burst =3D use_avx2 ? > + dev->rx_pkt_burst =3D ad->rx_use_avx2 ? > ice_recv_pkts_vec_avx2 : > ice_recv_pkts_vec; > } > @@ -3294,11 +3294,11 @@ ice_set_tx_function(struct rte_eth_dev *dev) > #ifdef RTE_ARCH_X86 > struct ice_tx_queue *txq; > int i; > - int tx_check_ret; > - bool use_avx512 =3D false; > - bool use_avx2 =3D false; > + int tx_check_ret =3D 0; >=20 > if (rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY) { > + ad->tx_use_avx2 =3D false; > + ad->tx_use_avx512 =3D false; > tx_check_ret =3D ice_tx_vec_dev_check(dev); > if (tx_check_ret >=3D 0 && > rte_vect_get_max_simd_bitwidth() >=3D RTE_VECT_SIMD_128) > { @@ -3308,18 +3308,18 @@ ice_set_tx_function(struct rte_eth_dev *dev) > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) =3D=3D > 1 && > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512BW) > =3D=3D 1) #ifdef CC_AVX512_SUPPORT > - use_avx512 =3D true; > + ad->tx_use_avx512 =3D true; > #else > PMD_DRV_LOG(NOTICE, > "AVX512 is not supported in build env"); #endif > - if (!use_avx512 && tx_check_ret =3D=3D ICE_VECTOR_PATH > && > + if (!ad->tx_use_avx512 && tx_check_ret =3D=3D > ICE_VECTOR_PATH && > (rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX2) =3D=3D 1 > || > rte_cpu_get_flag_enabled(RTE_CPUFLAG_AVX512F) =3D=3D > 1) && > rte_vect_get_max_simd_bitwidth() >=3D > RTE_VECT_SIMD_256) > - use_avx2 =3D true; > + ad->tx_use_avx2 =3D true; >=20 > - if (!use_avx512 && tx_check_ret =3D=3D > ICE_VECTOR_OFFLOAD_PATH) > + if (!ad->tx_use_avx512 && tx_check_ret =3D=3D > ICE_VECTOR_OFFLOAD_PATH) > ad->tx_vec_allowed =3D false; >=20 > if (ad->tx_vec_allowed) { > @@ -3337,7 +3337,7 @@ ice_set_tx_function(struct rte_eth_dev *dev) > } >=20 > if (ad->tx_vec_allowed) { > - if (use_avx512) { > + if (ad->tx_use_avx512) { > #ifdef CC_AVX512_SUPPORT > if (tx_check_ret =3D=3D ICE_VECTOR_OFFLOAD_PATH) { > PMD_DRV_LOG(NOTICE, > @@ -3354,9 +3354,9 @@ ice_set_tx_function(struct rte_eth_dev *dev) #endi= f > } else { > PMD_DRV_LOG(DEBUG, "Using %sVector Tx (port %d).", > - use_avx2 ? "avx2 " : "", > + ad->tx_use_avx2 ? "avx2 " : "", > dev->data->port_id); > - dev->tx_pkt_burst =3D use_avx2 ? > + dev->tx_pkt_burst =3D ad->tx_use_avx2 ? > ice_xmit_pkts_vec_avx2 : > ice_xmit_pkts_vec; > } > -- > 2.26.2