From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 1E563A06C8; Wed, 19 Oct 2022 16:11:08 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id BDD6342B6C; Wed, 19 Oct 2022 16:11:07 +0200 (CEST) Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by mails.dpdk.org (Postfix) with ESMTP id 82704410D1 for ; Wed, 19 Oct 2022 16:11:05 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1666188665; x=1697724665; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=q0XjwjW7nYArgp1Xnw6nKOjY6IbfTjeNC0dwVwtkB/o=; b=n5+39bhXfS9Hak1J3S/ETTNYAY0gUV++Y3RLqldlZTwvv30qJ/K4qEms nC3o87GtJRYpn2zwyTWP+xeThdLUpTMD42fxLzPc/ol6NsAHbcOjTCk/d jeBZrdE/LrA2add4jKI/9alwvuM8D51sbcTmi8hcWReFWiVkWA8fwk4V6 JpwQGNbVynVYoM+/x9zKlpElXwkdgx+kxfsz9vTyFCZUV4Zl3KV437/Sl 4Xls+ecvbjOh0fgWiOExfeoPn1UQGILxPGZQeSHFt0FftrCEaGor65T0O SoulID5fyep+MVqNQ/8PFayUqhjDflZqyWzDn9mD75SXcGCksd+GpeOqF Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10505"; a="286136602" X-IronPort-AV: E=Sophos;i="5.95,196,1661842800"; d="scan'208";a="286136602" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Oct 2022 07:11:02 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10505"; a="607112385" X-IronPort-AV: E=Sophos;i="5.95,196,1661842800"; d="scan'208";a="607112385" Received: from orsmsx602.amr.corp.intel.com ([10.22.229.15]) by orsmga006.jf.intel.com with ESMTP; 19 Oct 2022 07:11:02 -0700 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Wed, 19 Oct 2022 07:11:02 -0700 Received: from orsmsx602.amr.corp.intel.com (10.22.229.15) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31; Wed, 19 Oct 2022 07:11:01 -0700 Received: from ORSEDG602.ED.cps.intel.com (10.7.248.7) by orsmsx602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.31 via Frontend Transport; Wed, 19 Oct 2022 07:11:01 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.100) by edgegateway.intel.com (134.134.137.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2375.31; Wed, 19 Oct 2022 07:11:01 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Qisjt1MuvX1Ug93BILAifFjJ4vc635HsB8ItBzL5fks8rajmS6aMKY86kTYVnvSMsNeTb7W9nsD04bhK2yXHr1gQcgM5Z8w/zRvnyJXdgwDNd8nucvbhmyISmmi6XpKpYwPnF/oWDpLbeSjuQSnfyxOGiFjzSiSBnAgirvlYykyLOEqgq8U3q3pChzbCq3FPPI8zHmcGLYBfxSzVAP4PPY7rN4o2go7XVBtt1aWHfkAKsCGKpt3fkW3vkIAGSsFRZsDBtgavNOIANQNvmyZqe3qmQRkJkaWzJd6wsmz5PwThqD9aWUnzVOXErXKK0gEZ8rcOVc2/iQLjMvr1ihDfzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=B2fm8PBS0IP96QvJ1UAfxPXZTyZEReV1wg3fu2unK2o=; b=GM/pbvzNUdl46qU8S4vGvA03wa+AYxd3LA78O/ZMqeUGV9V2bPiOP8PryYE0JYrFnBXJtgo7nh+irACjZtVLL1OvrGiXBb8HfKIzP48kpuJhQ0od/CoQ0Xy8gS6irkxyVSp9RJMVkPIzM3CelgXYsSGNabAoAHiEl0zp1NjdXX0MyjQ332HxncjN0B1qFJ2ztQDo7my8yk/OD3WgEi1IpVM14cK4gvyhsXEcXC+lvY1mtsEnahMDrHQFavy2U5ZPzYmi40Glf5325GdEM74zTBfA1ceke0yESpMaH7HifMjzsQZMSBCVJ8e2J8lvjdEfywEZCjPVlR+qIW8ZHiUWug== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from SN6PR11MB3504.namprd11.prod.outlook.com (2603:10b6:805:d0::17) by PH7PR11MB5768.namprd11.prod.outlook.com (2603:10b6:510:131::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.34; Wed, 19 Oct 2022 14:10:59 +0000 Received: from SN6PR11MB3504.namprd11.prod.outlook.com ([fe80::39bf:57b1:4824:d40d]) by SN6PR11MB3504.namprd11.prod.outlook.com ([fe80::39bf:57b1:4824:d40d%6]) with mapi id 15.20.5723.034; Wed, 19 Oct 2022 14:10:59 +0000 From: "Xia, Chenbo" To: "Wang, YuanX" , "maxime.coquelin@redhat.com" CC: "dev@dpdk.org" , "Hu, Jiayu" , "Jiang, Cheng1" , "Ma, WenwuX" , "He, Xingguang" Subject: RE: [PATCH v4] net/vhost: support asynchronous data path Thread-Topic: [PATCH v4] net/vhost: support asynchronous data path Thread-Index: AQHY0/t/Yux5FVtA4kCZU2FG5tn/HK4V4Bhg Date: Wed, 19 Oct 2022 14:10:58 +0000 Message-ID: References: <20220814150636.2260317-1-jiayu.hu@intel.com> <20220929194705.1753793-1-yuanx.wang@intel.com> In-Reply-To: <20220929194705.1753793-1-yuanx.wang@intel.com> Accept-Language: en-US, zh-CN Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-reaction: no-action dlp-version: 11.6.500.17 authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: SN6PR11MB3504:EE_|PH7PR11MB5768:EE_ x-ms-office365-filtering-correlation-id: b94d44be-a48f-4eb7-a27c-08dab1dbbf33 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: gmXSxAw+j2eB9mubpqJ0DxRQYgyRxedyK9D1JKhuoVGcN8GWUjc3CVxz174CMnUVBJ2sXeoUIfYpJv7YDPhgOiuRoA2+rYt1DUOlAMoKxj+F4Ggqvoyle7g5kJaw9YTKkEp5LpiCoHK+oCdWdpOo9WFTtDJ28QnGzBiQA8WUQaxQ0e6ropT38m6LjmP2To4pKoGUdMDTmSNsLwK9/OMR3GEJLlXV8LrYdB+NVdL/oNw+qfG+323bH0vRmBSN+BSzC+p2tbJUQAwf9DGgwN6+wf1tP4BVpn43099z6AVsLSF3rwESJ+tPxinR7HUqhr/CAP9FN/ox3B+UiZKOGFKNDX0TxaOSqZL6wK965sxSo9uqsn6G5fC4rBdObRIoK1Cg1oG3oB73BTH8TVnMUxSOP6lPqsGqQ+njYTEaDqWWBkqxzIMGRCjOa9uwMjttzisfWMlFBZEEDOA63CQ2Darp0pMsZttHoyVpiDP89OY24XwGEEXJGNz0TMUZCROp6uRJ4r7na3FcBaHMBvaiubx/J9XIW9L4yHPpVCmh6OxuLsLekCETqEUxAw1TF9NPsapo8ZuDfcNAZsstAN+X2EG27vhKZwpFeTvjEQFMtyRldfJJQKwlAvt5OURehnz+5s9jLnLQv7+K+O+IKoNhervcgaohHGw18XEFNW83+a25Bnb8Xlp72mZCIdMzEHo6GkA4E57RPUrpV6/4bjz25LLIKrlTorCr0mhOEoRztMVN4HWCtpbdggOsH60jl3hEPtY3wAWRuKflNj8B79brD78zFQ== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SN6PR11MB3504.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230022)(39860400002)(366004)(396003)(136003)(376002)(346002)(451199015)(122000001)(107886003)(41300700001)(38100700002)(53546011)(26005)(6506007)(7696005)(9686003)(54906003)(110136005)(76116006)(66946007)(66556008)(66476007)(66446008)(64756008)(8676002)(316002)(33656002)(86362001)(2906002)(82960400001)(478600001)(71200400001)(55016003)(4326008)(38070700005)(186003)(5660300002)(83380400001)(8936002)(52536014)(30864003)(559001)(579004); DIR:OUT; SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?L0Xvtt4VJgMadNuJhaZaKdnJpUrNsIFZ4Hb3mp2V23jEyN9SVY+wYZcAAH6Z?= =?us-ascii?Q?Kk6gXtAPuiiOfHcmm8xxSSd8x/VChW08cOQkhwnOXTNOiVm/2T6vQhL/GO2Y?= =?us-ascii?Q?ELiyKTKEuKPYpqTTcJYPWqbEJmg88FKtRgimTAwb02Luax0/6+sYf5nU5D7n?= =?us-ascii?Q?Zjftq2yNiIwhhqaUcSrPkVEWvIR1hcbPQSl94h55Gr/CxsTJxS72GtqbhKZr?= =?us-ascii?Q?b8Jj09y1rChRsO5b6qPpQ0gAFoqJOHHdVSW72qCHERznpem4HTOVePvcoXVg?= =?us-ascii?Q?AvdWcQGv7SW1ukT7HI71V1JfQzNCfyvSAYWEN4y+FDbk1opZC+24EiyElTgl?= =?us-ascii?Q?OEWz3nAvBBRSkMXOnsqE7Pr0Gpcfh5eG5PjhKqjZMFQ5mNO+7KYU0HVP+VLX?= =?us-ascii?Q?8FSJxJbHOb8jGKPZ+Nv6HZ4SsRr9n5yrunarCZGjLNFfKqSYormtQ+xVzSBA?= =?us-ascii?Q?HWowD02YaXsAHDXyoeeGjTTwdvdJTn81YokCNRjXNTrZxHcZUgxlXscfrlhz?= =?us-ascii?Q?G2NIIOlEEPytPWJuT8C+4rWhSIMehGRBqw+yMqlCcwhnzViIbudFckmNBfvv?= =?us-ascii?Q?7txN0d0ExukiZZnLOS9oa5EfQmxV4Q49Ysq3FUfwCP3RTVMsikY2tVCvJzWH?= =?us-ascii?Q?SHVxRB0WhWu9GsTtpj2/E6ZSmeJ29CebKZg/7dNhkqPjqeuVn2dxo58Rql4j?= =?us-ascii?Q?5LiSPS+Xqx1cLB5husYkfMX1f6wJrBJ7b0Lzqa2SgW1J15nHigViDAQntfBg?= =?us-ascii?Q?8zAIVWrJL+05ZGVMQOYWLxZWo7pjWSjBhAouFn5ylmz09LUQOyaq8CTiyztg?= =?us-ascii?Q?kV8DBH8J5+WJMGt4Si/voR0LjwFeRf/cfbMezL4SnyWe4Hoa55zsQtsTl0zz?= =?us-ascii?Q?MCg+Ylg+z+ASiwrigfzOJPcV7UTAps2uXGt7JT5aS/XXgJRTtILWOnhXIQ8g?= =?us-ascii?Q?TbZ9FVBxgM0ILwf9Ugumj4XL2ijoXbAAysn24ByB/t9LMeE+irYlqx3o+snv?= =?us-ascii?Q?f3KlG9oY9xdWZReh3FgZPZYANOpL3F54vDMs5F8bX9tv9H5baqULQ+lpjxTH?= =?us-ascii?Q?bx8GoApeFZcmM/g6DsRfviRGO4P9dElttawjAwGaQ+qbqB8OfDBHCQ3EsTZh?= =?us-ascii?Q?w5L4hugCUbfScarg5JX37CO1db05V4axrI9M37OpIZK+MrygCoPk5B1VFhmv?= =?us-ascii?Q?kkZ/hMGiiH+xk4tTBvllh8hleFsRH+aGsUUi0HXIK6vIcL5GstQVUVcyZDQ+?= =?us-ascii?Q?1R+frDbzaNPC6Wpch4EhcXP/ELGAiL8DwcSzjDJ88VdFbzyWKEL8j+qL5XFM?= =?us-ascii?Q?k4SLUGYccjcXBHFGnVkeOz1QHOT3vJOwY6LCIjVeZJe8TZyJHRUmXWfGSyHu?= =?us-ascii?Q?Zhld/fq0EMI7eyxIi+AxTVd96M0zioSgPABKI3Kn9NTqY67bfdvjPhrJUhk0?= =?us-ascii?Q?00quegxyJvflnKPU25GHqVpX9OrSv+tmVJQ4p18WlCua44sJl+yCAnq2ndqa?= =?us-ascii?Q?P5NXfc6E+zzdLUbOoFZaEhqViVS/dKqB9NeDpd6BQ5B9ihGLxTzCc+np/Dty?= =?us-ascii?Q?oPzWC8jJCpDg1PyDuqazZpTmzNq5mTSEe5FhiXFv?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: SN6PR11MB3504.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: b94d44be-a48f-4eb7-a27c-08dab1dbbf33 X-MS-Exchange-CrossTenant-originalarrivaltime: 19 Oct 2022 14:10:58.9976 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: TtZPolQ1IfZS6+lWbytkuyJ80EaX+OKUHoe+uUdz9Rpb4r2JCcM/KHqCjCjVI0+kmcTnSTiVYmMI+9zZ9mzD0A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR11MB5768 X-OriginatorOrg: intel.com X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Hi Yuan, Overall it looks good to me, two inline comments below. > -----Original Message----- > From: Wang, YuanX > Sent: Friday, September 30, 2022 3:47 AM > To: maxime.coquelin@redhat.com; Xia, Chenbo > Cc: dev@dpdk.org; Hu, Jiayu ; Jiang, Cheng1 > ; Ma, WenwuX ; He, Xingguang > ; Wang, YuanX > Subject: [PATCH v4] net/vhost: support asynchronous data path >=20 > Vhost asynchronous data-path offloads packet copy from the CPU > to the DMA engine. As a result, large packet copy can be accelerated > by the DMA engine, and vhost can free CPU cycles for higher level > functions. >=20 > In this patch, we enable asynchronous data-path for vhostpmd. > Asynchronous data path is enabled per tx/rx queue, and users need > to specify the DMA device used by the tx/rx queue. Each tx/rx queue > only supports to use one DMA device, but one DMA device can be shared > among multiple tx/rx queues of different vhost PMD ports. >=20 > Two PMD parameters are added: > - dmas: specify the used DMA device for a tx/rx queue. > (Default: no queues enable asynchronous data path) > - dma-ring-size: DMA ring size. > (Default: 4096). >=20 > Here is an example: > --vdev > 'eth_vhost0,iface=3D./s0,dmas=3D[txq0@0000:00.01.0;rxq0@0000:00.01.1],dma= - > ring-size=3D4096' >=20 > Signed-off-by: Jiayu Hu > Signed-off-by: Yuan Wang > Signed-off-by: Wenwu Ma > --- > v4: > - add txq allow_queuing check on poll completed > - unregister dma channel in destroy_device > - add dma ring size minimum limit > - fix serveral code style and logging issues >=20 > v3: > - add the API to version.map >=20 > v2: > - add missing file > - hide async_tx_poll_completed > - change default DMA ring size to 4096 > --- > drivers/net/vhost/meson.build | 1 + > drivers/net/vhost/rte_eth_vhost.c | 512 ++++++++++++++++++++++++++++-- > drivers/net/vhost/rte_eth_vhost.h | 15 + > drivers/net/vhost/version.map | 7 + > drivers/net/vhost/vhost_testpmd.c | 65 ++++ > 5 files changed, 567 insertions(+), 33 deletions(-) > create mode 100644 drivers/net/vhost/vhost_testpmd.c >=20 > diff --git a/drivers/net/vhost/meson.build b/drivers/net/vhost/meson.buil= d > index f481a3a4b8..22a0ab3a58 100644 > --- a/drivers/net/vhost/meson.build > +++ b/drivers/net/vhost/meson.build > @@ -9,4 +9,5 @@ endif >=20 > deps +=3D 'vhost' > sources =3D files('rte_eth_vhost.c') > +testpmd_sources =3D files('vhost_testpmd.c') > headers =3D files('rte_eth_vhost.h') > diff --git a/drivers/net/vhost/rte_eth_vhost.c > b/drivers/net/vhost/rte_eth_vhost.c > index b152279fac..80cd9c8d92 100644 > --- a/drivers/net/vhost/rte_eth_vhost.c > +++ b/drivers/net/vhost/rte_eth_vhost.c > @@ -7,6 +7,7 @@ > #include > #include > #include > +#include >=20 > #include > #include > @@ -18,6 +19,8 @@ > #include > #include > #include > +#include > +#include >=20 > #include "rte_eth_vhost.h" >=20 > @@ -37,8 +40,15 @@ enum {VIRTIO_RXQ, VIRTIO_TXQ, VIRTIO_QNUM}; > #define ETH_VHOST_LINEAR_BUF "linear-buffer" > #define ETH_VHOST_EXT_BUF "ext-buffer" > #define ETH_VHOST_LEGACY_OL_FLAGS "legacy-ol-flags" > +#define ETH_VHOST_DMA_ARG "dmas" > +#define ETH_VHOST_DMA_RING_SIZE "dma-ring-size" > #define VHOST_MAX_PKT_BURST 32 >=20 > +#define INVALID_DMA_ID -1 > +#define DEFAULT_DMA_RING_SIZE 4096 > +/* Minimum package size is 64, dma ring size should be greater than 32 *= / > +#define MINIMUM_DMA_RING_SIZE 64 > + > static const char *valid_arguments[] =3D { > ETH_VHOST_IFACE_ARG, > ETH_VHOST_QUEUES_ARG, > @@ -49,6 +59,8 @@ static const char *valid_arguments[] =3D { > ETH_VHOST_LINEAR_BUF, > ETH_VHOST_EXT_BUF, > ETH_VHOST_LEGACY_OL_FLAGS, > + ETH_VHOST_DMA_ARG, > + ETH_VHOST_DMA_RING_SIZE, > NULL > }; >=20 > @@ -80,8 +92,39 @@ struct vhost_queue { > struct vhost_stats stats; > int intr_enable; > rte_spinlock_t intr_lock; > + > + /* Flag of enabling async data path */ > + bool async_register; > + /* DMA device ID */ > + int16_t dma_id; > + /** > + * For a Rx queue, "txq" points to its peer Tx queue. > + * For a Tx queue, "txq" is never used. > + */ > + struct vhost_queue *txq; > + /* Array to keep DMA completed packets */ > + struct rte_mbuf *cmpl_pkts[VHOST_MAX_PKT_BURST]; > }; >=20 > +struct dma_input_info { > + int16_t dmas[RTE_MAX_QUEUES_PER_PORT * 2]; > + uint16_t dma_ring_size; > +}; > + > +static int16_t configured_dmas[RTE_DMADEV_DEFAULT_MAX]; > +static int dma_count; > + > +/** > + * By default, its Rx path to call rte_vhost_poll_enqueue_completed() fo= r > enqueue operations. > + * However, Rx function is never been called in testpmd "txonly" mode, > thus causing virtio > + * cannot receive DMA completed packets. To make txonly mode work > correctly, we provide a > + * command in testpmd to call rte_vhost_poll_enqueue_completed() in Tx > path. > + * > + * When set async_tx_poll_completed to true, Tx path calls > rte_vhost_poll_enqueue_completed(); > + * otherwise, Rx path calls it. > + */ > +bool async_tx_poll_completed; > + > struct pmd_internal { > rte_atomic32_t dev_attached; > char *iface_name; > @@ -94,6 +137,10 @@ struct pmd_internal { > bool vlan_strip; > bool rx_sw_csum; > bool tx_sw_csum; > + struct { > + int16_t dma_id; > + bool async_register; > + } queue_dmas[RTE_MAX_QUEUES_PER_PORT * 2]; > }; >=20 > struct internal_list { > @@ -124,6 +171,17 @@ struct rte_vhost_vring_state { >=20 > static struct rte_vhost_vring_state *vring_states[RTE_MAX_ETHPORTS]; >=20 > +static bool > +dma_is_configured(int16_t dma_id) > +{ > + int i; > + > + for (i =3D 0; i < dma_count; i++) > + if (configured_dmas[i] =3D=3D dma_id) > + return true; > + return false; > +} > + > static int > vhost_dev_xstats_reset(struct rte_eth_dev *dev) > { > @@ -396,15 +454,27 @@ vhost_dev_rx_sw_csum(struct rte_mbuf *mbuf) > mbuf->ol_flags |=3D RTE_MBUF_F_RX_L4_CKSUM_GOOD; > } >=20 > +static inline void > +vhost_tx_free_completed(int vid, uint16_t virtqueue_id, int16_t dma_id, > + struct rte_mbuf **pkts, uint16_t count) > +{ > + uint16_t i, ret; > + > + ret =3D rte_vhost_poll_enqueue_completed(vid, virtqueue_id, pkts, > count, dma_id, 0); > + for (i =3D 0; likely(i < ret); i++) > + rte_pktmbuf_free(pkts[i]); > +} > + > static uint16_t > eth_vhost_rx(void *q, struct rte_mbuf **bufs, uint16_t nb_bufs) > { > struct vhost_queue *r =3D q; > uint16_t i, nb_rx =3D 0; > uint16_t nb_receive =3D nb_bufs; > + uint16_t nb_pkts, num; >=20 > if (unlikely(rte_atomic32_read(&r->allow_queuing) =3D=3D 0)) > - return 0; > + goto tx_poll; >=20 > rte_atomic32_set(&r->while_queuing, 1); >=20 > @@ -412,19 +482,32 @@ eth_vhost_rx(void *q, struct rte_mbuf **bufs, > uint16_t nb_bufs) > goto out; >=20 > /* Dequeue packets from guest TX queue */ > - while (nb_receive) { > - uint16_t nb_pkts; > - uint16_t num =3D (uint16_t)RTE_MIN(nb_receive, > - VHOST_MAX_PKT_BURST); > - > - nb_pkts =3D rte_vhost_dequeue_burst(r->vid, r->virtqueue_id, > - r->mb_pool, &bufs[nb_rx], > - num); > - > - nb_rx +=3D nb_pkts; > - nb_receive -=3D nb_pkts; > - if (nb_pkts < num) > - break; > + if (!r->async_register) { > + while (nb_receive) { > + num =3D (uint16_t)RTE_MIN(nb_receive, VHOST_MAX_PKT_BURST); > + nb_pkts =3D rte_vhost_dequeue_burst(r->vid, r- > >virtqueue_id, > + r->mb_pool, &bufs[nb_rx], > + num); > + > + nb_rx +=3D nb_pkts; > + nb_receive -=3D nb_pkts; > + if (nb_pkts < num) > + break; > + } > + } else { > + int nr_inflight; > + > + while (nb_receive) { > + num =3D (uint16_t)RTE_MIN(nb_receive, VHOST_MAX_PKT_BURST); > + nb_pkts =3D rte_vhost_async_try_dequeue_burst(r->vid, r- > >virtqueue_id, > + r->mb_pool, &bufs[nb_rx], num, > &nr_inflight, > + r->dma_id, 0); > + > + nb_rx +=3D nb_pkts; > + nb_receive -=3D nb_pkts; > + if (nb_pkts < num) > + break; > + } > } >=20 > r->stats.pkts +=3D nb_rx; > @@ -445,6 +528,17 @@ eth_vhost_rx(void *q, struct rte_mbuf **bufs, > uint16_t nb_bufs) > out: > rte_atomic32_set(&r->while_queuing, 0); >=20 > +tx_poll: > + /** > + * Poll and free completed packets for the virtqueue of Tx queue. > + * Note that we access Tx queue's virtqueue, which is protected > + * by vring lock. > + */ > + if (r->txq->async_register && !async_tx_poll_completed && > + rte_atomic32_read(&r->txq->allow_queuing) =3D=3D 1) > + vhost_tx_free_completed(r->vid, r->txq->virtqueue_id, r->txq- > >dma_id, > + r->cmpl_pkts, VHOST_MAX_PKT_BURST); > + > return nb_rx; > } >=20 > @@ -456,6 +550,7 @@ eth_vhost_tx(void *q, struct rte_mbuf **bufs, uint16_= t > nb_bufs) > uint16_t nb_send =3D 0; > uint64_t nb_bytes =3D 0; > uint64_t nb_missed =3D 0; > + uint16_t nb_pkts, num; >=20 > if (unlikely(rte_atomic32_read(&r->allow_queuing) =3D=3D 0)) > return 0; > @@ -486,31 +581,49 @@ eth_vhost_tx(void *q, struct rte_mbuf **bufs, > uint16_t nb_bufs) > } >=20 > /* Enqueue packets to guest RX queue */ > - while (nb_send) { > - uint16_t nb_pkts; > - uint16_t num =3D (uint16_t)RTE_MIN(nb_send, > - VHOST_MAX_PKT_BURST); > + if (!r->async_register) { > + while (nb_send) { > + num =3D (uint16_t)RTE_MIN(nb_send, VHOST_MAX_PKT_BURST); > + nb_pkts =3D rte_vhost_enqueue_burst(r->vid, r- > >virtqueue_id, > + &bufs[nb_tx], num); > + > + nb_tx +=3D nb_pkts; > + nb_send -=3D nb_pkts; > + if (nb_pkts < num) > + break; > + } >=20 > - nb_pkts =3D rte_vhost_enqueue_burst(r->vid, r->virtqueue_id, > - &bufs[nb_tx], num); > + for (i =3D 0; likely(i < nb_tx); i++) { > + nb_bytes +=3D bufs[i]->pkt_len; > + rte_pktmbuf_free(bufs[i]); > + } >=20 > - nb_tx +=3D nb_pkts; > - nb_send -=3D nb_pkts; > - if (nb_pkts < num) > - break; > - } > + } else { > + while (nb_send) { > + num =3D (uint16_t)RTE_MIN(nb_send, VHOST_MAX_PKT_BURST); > + nb_pkts =3D rte_vhost_submit_enqueue_burst(r->vid, r- > >virtqueue_id, > + &bufs[nb_tx], num, r->dma_id, 0); > + > + nb_tx +=3D nb_pkts; > + nb_send -=3D nb_pkts; > + if (nb_pkts < num) > + break; > + } >=20 > - for (i =3D 0; likely(i < nb_tx); i++) > - nb_bytes +=3D bufs[i]->pkt_len; > + for (i =3D 0; likely(i < nb_tx); i++) > + nb_bytes +=3D bufs[i]->pkt_len; >=20 > - nb_missed =3D nb_bufs - nb_tx; > + if (unlikely(async_tx_poll_completed)) { > + vhost_tx_free_completed(r->vid, r->virtqueue_id, r- > >dma_id, r->cmpl_pkts, > + VHOST_MAX_PKT_BURST); > + } > + } About the stats, should we update them when packet is completed? Anyway in vhost lib we have inflight xstats, user can know how many packets are finished and how many are in-flight.=20 >=20 > + nb_missed =3D nb_bufs - nb_tx; > r->stats.pkts +=3D nb_tx; > r->stats.bytes +=3D nb_bytes; > r->stats.missed_pkts +=3D nb_missed; >=20 > - for (i =3D 0; likely(i < nb_tx); i++) > - rte_pktmbuf_free(bufs[i]); > out: > rte_atomic32_set(&r->while_queuing, 0); >=20 > @@ -798,6 +911,8 @@ queue_setup(struct rte_eth_dev *eth_dev, struct > pmd_internal *internal) > vq->vid =3D internal->vid; > vq->internal =3D internal; > vq->port =3D eth_dev->data->port_id; > + if (i < eth_dev->data->nb_tx_queues) > + vq->txq =3D eth_dev->data->tx_queues[i]; > } > for (i =3D 0; i < eth_dev->data->nb_tx_queues; i++) { > vq =3D eth_dev->data->tx_queues[i]; > @@ -878,6 +993,30 @@ new_device(int vid) > return 0; > } >=20 > +static inline void > +async_clear_virtqueue(int vid, uint16_t virtqueue_id, int16_t dma_id) > +{ > + struct rte_mbuf *pkts[VHOST_MAX_PKT_BURST]; > + uint16_t i, ret, nr_done =3D 0; > + > + if (vid =3D=3D -1) > + return; > + > + while (rte_vhost_async_get_inflight(vid, virtqueue_id) > 0) { > + ret =3D rte_vhost_clear_queue(vid, virtqueue_id, pkts, > VHOST_MAX_PKT_BURST, dma_id, > + 0); > + for (i =3D 0; i < ret ; i++) > + rte_pktmbuf_free(pkts[i]); > + > + nr_done +=3D ret; > + } > + VHOST_LOG(INFO, "Completed %u pkts for vid-%u vring-%u\n", nr_done, > vid, virtqueue_id); > + > + if (rte_vhost_async_channel_unregister(vid, virtqueue_id)) > + VHOST_LOG(ERR, "Failed to unregister async for vid-%u vring- > %u\n", vid, > + virtqueue_id); > +} > + > static void > destroy_device(int vid) > { > @@ -908,13 +1047,27 @@ destroy_device(int vid) > vq =3D eth_dev->data->rx_queues[i]; > if (!vq) > continue; > + if (vq->async_register) { > + async_clear_virtqueue(vq->vid, vq->virtqueue_id, > + vq->dma_id); > + vq->async_register =3D false; > + internal->queue_dmas[vq- > >virtqueue_id].async_register =3D false; > + } > vq->vid =3D -1; > + > } > for (i =3D 0; i < eth_dev->data->nb_tx_queues; i++) { > vq =3D eth_dev->data->tx_queues[i]; > if (!vq) > continue; > + if (vq->async_register) { > + async_clear_virtqueue(vq->vid, vq->virtqueue_id, > + vq->dma_id); > + vq->async_register =3D false; > + internal->queue_dmas[vq- > >virtqueue_id].async_register =3D false; > + } > vq->vid =3D -1; > + > } > } >=20 > @@ -983,6 +1136,9 @@ vring_state_changed(int vid, uint16_t vring, int > enable) > struct rte_vhost_vring_state *state; > struct rte_eth_dev *eth_dev; > struct internal_list *list; > + struct vhost_queue *queue; > + struct pmd_internal *internal; > + int qid; > char ifname[PATH_MAX]; >=20 > rte_vhost_get_ifname(vid, ifname, sizeof(ifname)); > @@ -1011,6 +1167,65 @@ vring_state_changed(int vid, uint16_t vring, int > enable) >=20 > update_queuing_status(eth_dev, false); >=20 > + qid =3D vring / VIRTIO_QNUM; > + if (vring % VIRTIO_QNUM =3D=3D VIRTIO_RXQ) > + queue =3D eth_dev->data->tx_queues[qid]; > + else > + queue =3D eth_dev->data->rx_queues[qid]; > + > + if (!queue) > + goto skip; > + > + internal =3D eth_dev->data->dev_private; > + > + /* Register async data path for the queue assigned valid DMA device > */ > + if (internal->queue_dmas[queue->virtqueue_id].dma_id =3D=3D > INVALID_DMA_ID) > + goto skip; > + > + if (enable && !queue->async_register) { > + if (rte_vhost_async_channel_register_thread_unsafe(vid, vring)) > { > + VHOST_LOG(ERR, "Failed to register async for vid-%u > vring-%u!\n", vid, > + vring); > + return -1; > + } > + > + queue->async_register =3D true; > + internal->queue_dmas[vring].async_register =3D true; > + > + VHOST_LOG(INFO, "Succeed to register async for vid-%u vring- > %u\n", vid, vring); > + } > + > + if (!enable && queue->async_register) { > + struct rte_mbuf *pkts[VHOST_MAX_PKT_BURST]; > + uint16_t ret, i, nr_done =3D 0; > + uint16_t dma_id =3D queue->dma_id; > + > + while (rte_vhost_async_get_inflight_thread_unsafe(vid, vring) > > 0) { > + ret =3D rte_vhost_clear_queue_thread_unsafe(vid, vring, > pkts, > + VHOST_MAX_PKT_BURST, dma_id, 0); > + > + for (i =3D 0; i < ret ; i++) > + rte_pktmbuf_free(pkts[i]); > + > + nr_done +=3D ret; > + } > + > + VHOST_LOG(INFO, "Completed %u in-flight pkts for vid-%u vring- > %u\n", nr_done, vid, > + vring); > + > + if (rte_vhost_async_channel_unregister_thread_unsafe(vid, > vring)) { > + VHOST_LOG(ERR, "Failed to unregister async for vid-%u > vring-%u\n", vid, > + vring); > + return -1; > + } > + > + queue->async_register =3D false; > + internal->queue_dmas[vring].async_register =3D false; > + > + VHOST_LOG(INFO, "Succeed to unregister async for vid-%u vring- > %u\n", vid, vring); > + } > + > +skip: > VHOST_LOG(INFO, "vring%u is %s\n", > vring, enable ? "enabled" : "disabled"); >=20 > @@ -1159,6 +1374,12 @@ rte_eth_vhost_get_vid_from_port_id(uint16_t port_i= d) > return vid; > } >=20 > +void > +rte_eth_vhost_async_tx_poll_completed(bool enable) > +{ > + async_tx_poll_completed =3D enable; > +} > + > static int > eth_dev_configure(struct rte_eth_dev *dev) > { > @@ -1220,6 +1441,7 @@ eth_dev_close(struct rte_eth_dev *dev) > { > struct pmd_internal *internal; > struct internal_list *list; > + struct vhost_queue *queue; > unsigned int i, ret; >=20 > if (rte_eal_process_type() !=3D RTE_PROC_PRIMARY) > @@ -1233,6 +1455,25 @@ eth_dev_close(struct rte_eth_dev *dev) >=20 > list =3D find_internal_resource(internal->iface_name); > if (list) { > + /* Make sure all in-flight packets are completed before > destroy vhost */ > + if (dev->data->rx_queues) { > + for (i =3D 0; i < dev->data->nb_rx_queues; i++) { > + queue =3D dev->data->rx_queues[i]; > + if (queue->async_register) > + async_clear_virtqueue(queue->vid, queue- > >virtqueue_id, > + queue->dma_id); > + } > + } > + > + if (dev->data->tx_queues) { > + for (i =3D 0; i < dev->data->nb_tx_queues; i++) { > + queue =3D dev->data->tx_queues[i]; > + if (queue->async_register) > + async_clear_virtqueue(queue->vid, queue- > >virtqueue_id, > + queue->dma_id); > + } > + } > + > rte_vhost_driver_unregister(internal->iface_name); > pthread_mutex_lock(&internal_list_lock); > TAILQ_REMOVE(&internal_list, list, next); > @@ -1267,6 +1508,7 @@ eth_rx_queue_setup(struct rte_eth_dev *dev, uint16_= t > rx_queue_id, > struct rte_mempool *mb_pool) > { > struct vhost_queue *vq; > + struct pmd_internal *internal =3D dev->data->dev_private; >=20 > vq =3D rte_zmalloc_socket(NULL, sizeof(struct vhost_queue), > RTE_CACHE_LINE_SIZE, socket_id); > @@ -1277,6 +1519,8 @@ eth_rx_queue_setup(struct rte_eth_dev *dev, uint16_= t > rx_queue_id, >=20 > vq->mb_pool =3D mb_pool; > vq->virtqueue_id =3D rx_queue_id * VIRTIO_QNUM + VIRTIO_TXQ; > + vq->async_register =3D internal->queue_dmas[vq- > >virtqueue_id].async_register; > + vq->dma_id =3D internal->queue_dmas[vq->virtqueue_id].dma_id; > rte_spinlock_init(&vq->intr_lock); > dev->data->rx_queues[rx_queue_id] =3D vq; >=20 > @@ -1290,6 +1534,7 @@ eth_tx_queue_setup(struct rte_eth_dev *dev, uint16_= t > tx_queue_id, > const struct rte_eth_txconf *tx_conf __rte_unused) > { > struct vhost_queue *vq; > + struct pmd_internal *internal =3D dev->data->dev_private; >=20 > vq =3D rte_zmalloc_socket(NULL, sizeof(struct vhost_queue), > RTE_CACHE_LINE_SIZE, socket_id); > @@ -1299,6 +1544,8 @@ eth_tx_queue_setup(struct rte_eth_dev *dev, uint16_= t > tx_queue_id, > } >=20 > vq->virtqueue_id =3D tx_queue_id * VIRTIO_QNUM + VIRTIO_RXQ; > + vq->async_register =3D internal->queue_dmas[vq- > >virtqueue_id].async_register; > + vq->dma_id =3D internal->queue_dmas[vq->virtqueue_id].dma_id; > rte_spinlock_init(&vq->intr_lock); > dev->data->tx_queues[tx_queue_id] =3D vq; >=20 > @@ -1509,13 +1756,14 @@ static const struct eth_dev_ops ops =3D { > static int > eth_dev_vhost_create(struct rte_vdev_device *dev, char *iface_name, > int16_t queues, const unsigned int numa_node, uint64_t flags, > - uint64_t disable_flags) > + uint64_t disable_flags, struct dma_input_info *dma_input) > { > const char *name =3D rte_vdev_device_name(dev); > struct rte_eth_dev_data *data; > struct pmd_internal *internal =3D NULL; > struct rte_eth_dev *eth_dev =3D NULL; > struct rte_ether_addr *eth_addr =3D NULL; > + int i; >=20 > VHOST_LOG(INFO, "Creating VHOST-USER backend on numa socket %u\n", > numa_node); > @@ -1564,6 +1812,12 @@ eth_dev_vhost_create(struct rte_vdev_device *dev, > char *iface_name, > eth_dev->rx_pkt_burst =3D eth_vhost_rx; > eth_dev->tx_pkt_burst =3D eth_vhost_tx; >=20 > + for (i =3D 0; i < RTE_MAX_QUEUES_PER_PORT * 2; i++) { > + /* Invalid DMA ID indicates the queue does not want to enable > async data path */ > + internal->queue_dmas[i].dma_id =3D dma_input->dmas[i]; > + internal->queue_dmas[i].async_register =3D false; > + } > + > rte_eth_dev_probing_finish(eth_dev); > return 0; >=20 > @@ -1603,6 +1857,155 @@ open_int(const char *key __rte_unused, const char > *value, void *extra_args) > return 0; > } >=20 > +static int > +init_dma(int16_t dma_id, uint16_t ring_size) > +{ > + struct rte_dma_info info; > + struct rte_dma_conf dev_config =3D { .nb_vchans =3D 1 }; > + struct rte_dma_vchan_conf qconf =3D { > + .direction =3D RTE_DMA_DIR_MEM_TO_MEM, > + }; > + int ret =3D 0; > + > + if (dma_is_configured(dma_id)) > + goto out; > + > + if (rte_dma_info_get(dma_id, &info) !=3D 0) { > + VHOST_LOG(ERR, "dma %u get info failed\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + if (info.max_vchans < 1) { > + VHOST_LOG(ERR, "No channels available on dma %d\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + if (rte_dma_configure(dma_id, &dev_config) !=3D 0) { > + VHOST_LOG(ERR, "dma %u configure failed\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + rte_dma_info_get(dma_id, &info); > + if (info.nb_vchans !=3D 1) { > + VHOST_LOG(ERR, "dma %u has no queues\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + ring_size =3D RTE_MAX(ring_size, MINIMUM_DMA_RING_SIZE); > + ring_size =3D RTE_MAX(ring_size, info.min_desc); > + qconf.nb_desc =3D RTE_MIN(ring_size, info.max_desc); > + if (rte_dma_vchan_setup(dma_id, 0, &qconf) !=3D 0) { > + VHOST_LOG(ERR, "dma %u queue setup failed\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + if (rte_dma_start(dma_id) !=3D 0) { > + VHOST_LOG(ERR, "dma %u start failed\n", dma_id); > + ret =3D -1; > + goto out; > + } > + > + configured_dmas[dma_count++] =3D dma_id; > + > +out: > + return ret; > +} > + > +static int > +open_dma(const char *key __rte_unused, const char *value, void > *extra_args) > +{ > + struct dma_input_info *dma_input =3D extra_args; > + char *input =3D strndup(value, strlen(value) + 1); > + char *addrs =3D input; > + char *ptrs[2]; > + char *start, *end, *substr; > + uint16_t qid, virtqueue_id; > + int16_t dma_id; > + int i, ret =3D 0; > + > + while (isblank(*addrs)) > + addrs++; > + if (*addrs =3D=3D '\0') { > + VHOST_LOG(ERR, "No input DMA addresses\n"); > + ret =3D -1; > + goto out; > + } > + > + /* process DMA devices within bracket. */ > + addrs++; > + substr =3D strtok(addrs, ";]"); > + if (!substr) { > + VHOST_LOG(ERR, "No input DMA addresse\n"); > + ret =3D -1; > + goto out; > + } > + > + do { > + rte_strsplit(substr, strlen(substr), ptrs, 2, '@'); > + > + char *txq, *rxq; > + bool is_txq; > + > + txq =3D strstr(ptrs[0], "txq"); > + rxq =3D strstr(ptrs[0], "rxq"); > + if (txq =3D=3D NULL && rxq =3D=3D NULL) { > + VHOST_LOG(ERR, "Illegal queue\n"); > + ret =3D -1; > + goto out; > + } else if (txq) { > + is_txq =3D true; > + start =3D txq; > + } else { > + is_txq =3D false; > + start =3D rxq; > + } > + > + start +=3D 3; > + qid =3D strtol(start, &end, 0); > + if (end =3D=3D start) { > + VHOST_LOG(ERR, "No input queue ID\n"); > + ret =3D -1; > + goto out; > + } > + > + virtqueue_id =3D is_txq ? qid * 2 + VIRTIO_RXQ : qid * 2 + > VIRTIO_TXQ; > + > + dma_id =3D rte_dma_get_dev_id_by_name(ptrs[1]); > + if (dma_id < 0) { > + VHOST_LOG(ERR, "Fail to find DMA device %s.\n", ptrs[1]); > + ret =3D -1; > + goto out; > + } > + > + ret =3D init_dma(dma_id, dma_input->dma_ring_size); > + if (ret !=3D 0) { > + VHOST_LOG(ERR, "Fail to initialize DMA %u\n", dma_id); > + ret =3D -1; > + break; > + } > + > + dma_input->dmas[virtqueue_id] =3D dma_id; > + > + substr =3D strtok(NULL, ";]"); > + } while (substr); > + > + for (i =3D 0; i < dma_count; i++) { > + if (rte_vhost_async_dma_configure(configured_dmas[i], 0) < 0) > { > + VHOST_LOG(ERR, "Fail to configure DMA %u to vhost\n", > configured_dmas[i]); > + ret =3D -1; > + } > + } > + > +out: > + free(input); > + return ret; > +} > + > static int > rte_pmd_vhost_probe(struct rte_vdev_device *dev) > { > @@ -1621,6 +2024,10 @@ rte_pmd_vhost_probe(struct rte_vdev_device *dev) > int legacy_ol_flags =3D 0; > struct rte_eth_dev *eth_dev; > const char *name =3D rte_vdev_device_name(dev); > + struct dma_input_info dma_input; > + > + memset(dma_input.dmas, INVALID_DMA_ID, sizeof(dma_input.dmas)); > + dma_input.dma_ring_size =3D DEFAULT_DMA_RING_SIZE; >=20 > VHOST_LOG(INFO, "Initializing pmd_vhost for %s\n", name); >=20 > @@ -1736,6 +2143,43 @@ rte_pmd_vhost_probe(struct rte_vdev_device *dev) > goto out_free; > } >=20 > + if (rte_kvargs_count(kvlist, ETH_VHOST_DMA_RING_SIZE) =3D=3D 1) { > + if (rte_kvargs_count(kvlist, ETH_VHOST_DMA_ARG) =3D=3D 1) { > + ret =3D rte_kvargs_process(kvlist, ETH_VHOST_DMA_RING_SIZE, > + &open_int, &dma_input.dma_ring_size); > + if (ret < 0) > + goto out_free; > + > + if (!rte_is_power_of_2(dma_input.dma_ring_size)) { > + dma_input.dma_ring_size =3D > rte_align32pow2(dma_input.dma_ring_size); > + VHOST_LOG(INFO, "Convert dma_ring_size to the > power of two %u\n", > + dma_input.dma_ring_size); > + } > + } else { > + VHOST_LOG(WARNING, "%s is not specified, skip to > parse %s\n", > + ETH_VHOST_DMA_ARG, ETH_VHOST_DMA_RING_SIZE); > + } > + } > + > + if (rte_kvargs_count(kvlist, ETH_VHOST_DMA_ARG) =3D=3D 1) { > + if (rte_kvargs_count(kvlist, ETH_VHOST_DMA_RING_SIZE) =3D=3D 0) > + VHOST_LOG(INFO, "Use default dma ring size %d\n", > DEFAULT_DMA_RING_SIZE); > + > + ret =3D rte_kvargs_process(kvlist, ETH_VHOST_DMA_ARG, > + &open_dma, &dma_input); > + if (ret < 0) { > + VHOST_LOG(ERR, "Failed to parse %s\n", > ETH_VHOST_DMA_ARG); > + goto out_free; > + } > + > + flags |=3D RTE_VHOST_USER_ASYNC_COPY; > + /** > + * Don't support live migration when enable > + * DMA acceleration. > + */ > + disable_flags |=3D (1ULL << VHOST_F_LOG_ALL); > + } > + > if (legacy_ol_flags =3D=3D 0) > flags |=3D RTE_VHOST_USER_NET_COMPLIANT_OL_FLAGS; >=20 > @@ -1743,7 +2187,7 @@ rte_pmd_vhost_probe(struct rte_vdev_device *dev) > dev->device.numa_node =3D rte_socket_id(); >=20 > ret =3D eth_dev_vhost_create(dev, iface_name, queues, > - dev->device.numa_node, flags, disable_flags); > + dev->device.numa_node, flags, disable_flags, &dma_input); > if (ret =3D=3D -1) > VHOST_LOG(ERR, "Failed to create %s\n", name); >=20 > @@ -1787,4 +2231,6 @@ RTE_PMD_REGISTER_PARAM_STRING(net_vhost, > "postcopy-support=3D<0|1> " > "tso=3D<0|1> " > "linear-buffer=3D<0|1> " > - "ext-buffer=3D<0|1>"); > + "ext-buffer=3D<0|1> " > + "dma-ring-size=3D " > + "dmas=3D[txq0@dma_addr;rxq0@dma_addr]"); > diff --git a/drivers/net/vhost/rte_eth_vhost.h > b/drivers/net/vhost/rte_eth_vhost.h > index 0e68b9f668..146c98803d 100644 > --- a/drivers/net/vhost/rte_eth_vhost.h > +++ b/drivers/net/vhost/rte_eth_vhost.h > @@ -52,6 +52,21 @@ int rte_eth_vhost_get_queue_event(uint16_t port_id, > */ > int rte_eth_vhost_get_vid_from_port_id(uint16_t port_id); >=20 > +/** > + * @warning > + * @b EXPERIMENTAL: this API may change, or be removed, without prior > notice > + * > + * By default, rte_vhost_poll_enqueue_completed() is called in Rx path. > + * This function enables Tx path, rather than Rx path, to poll completed > + * packets for vhost async enqueue operations. Note that virtio may neve= r > + * receive DMA completed packets if there are no more Tx operations. > + * > + * @param enable > + * True indicates Tx path to call rte_vhost_poll_enqueue_completed(). > + */ > +__rte_experimental > +void rte_eth_vhost_async_tx_poll_completed(bool enable); > + > #ifdef __cplusplus > } > #endif > diff --git a/drivers/net/vhost/version.map b/drivers/net/vhost/version.ma= p > index e42c89f1eb..0a40441227 100644 > --- a/drivers/net/vhost/version.map > +++ b/drivers/net/vhost/version.map > @@ -6,3 +6,10 @@ DPDK_23 { >=20 > local: *; > }; > + > +EXPERIMENTAL { > + global: > + > + # added in 22.11 > + rte_eth_vhost_async_tx_poll_completed; > +}; > diff --git a/drivers/net/vhost/vhost_testpmd.c > b/drivers/net/vhost/vhost_testpmd.c > new file mode 100644 > index 0000000000..b8227d1086 > --- /dev/null > +++ b/drivers/net/vhost/vhost_testpmd.c > @@ -0,0 +1,65 @@ > +/* SPDX-License-Identifier: BSD-3-Clause > + * Copyright(c) 2022 Intel Corporation. > + */ > +#include > +#include > +#include > + > +#include "testpmd.h" > + > +struct cmd_tx_poll_result { > + cmdline_fixed_string_t async_vhost; > + cmdline_fixed_string_t tx; > + cmdline_fixed_string_t poll; > + cmdline_fixed_string_t completed; > + cmdline_fixed_string_t what; > +}; > + > +static cmdline_parse_token_string_t cmd_tx_async_vhost =3D > + TOKEN_STRING_INITIALIZER(struct cmd_tx_poll_result, async_vhost, > "async_vhost"); > +static cmdline_parse_token_string_t cmd_tx_tx =3D > + TOKEN_STRING_INITIALIZER(struct cmd_tx_poll_result, tx, "tx"); > +static cmdline_parse_token_string_t cmd_tx_poll =3D > + TOKEN_STRING_INITIALIZER(struct cmd_tx_poll_result, poll, "poll"); > +static cmdline_parse_token_string_t cmd_tx_completed =3D > + TOKEN_STRING_INITIALIZER(struct cmd_tx_poll_result, completed, > "completed"); > +static cmdline_parse_token_string_t cmd_tx_what =3D > + TOKEN_STRING_INITIALIZER(struct cmd_tx_poll_result, what, "on#off"); > + > +static void > +cmd_tx_poll_parsed(void *parsed_result, __rte_unused struct cmdline *cl, > __rte_unused void *data) > +{ > + struct cmd_tx_poll_result *res =3D parsed_result; > + > + if (!strcmp(res->what, "on")) > + rte_eth_vhost_async_tx_poll_completed(true); > + else if (!strcmp(res->what, "off")) > + rte_eth_vhost_async_tx_poll_completed(false); > +} Sorry I forgot to reply v3. I think it's better to do something like fprintf(stderr, "Unknown parameter\n"); Thanks, Chenbo > + > +static cmdline_parse_inst_t async_vhost_cmd_tx_poll =3D { > + .f =3D cmd_tx_poll_parsed, > + .data =3D NULL, > + .help_str =3D "async-vhost tx poll completed on|off", > + .tokens =3D { > + (void *)&cmd_tx_async_vhost, > + (void *)&cmd_tx_tx, > + (void *)&cmd_tx_poll, > + (void *)&cmd_tx_completed, > + (void *)&cmd_tx_what, > + NULL, > + }, > +}; > + > +static struct testpmd_driver_commands async_vhost_cmds =3D { > + .commands =3D { > + { > + &async_vhost_cmd_tx_poll, > + "async_vhost tx poll completed (on|off)\n" > + " Poll and free DMA completed packets in Tx path.\n", > + }, > + { NULL, NULL }, > + }, > +}; > + > +TESTPMD_ADD_DRIVER_COMMANDS(async_vhost_cmds) > -- > 2.25.1