From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on0048.outbound.protection.outlook.com [104.47.0.48]) by dpdk.org (Postfix) with ESMTP id 709AD7CC5 for ; Mon, 4 Sep 2017 09:12:28 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=W93bvyd1x5QL+KhVSgkW/E+nCSECB1E2A/nndsRkyaU=; b=FNcwFepBVGEkjmodMiNFwou/dQGW4pdVgRH0F9+0N/pZg4RsgSPS2oBjzGbxMhP1hFKReHrxkdhlzRBbz8Y+8HDIh/HCTPAlPZ+ZWZ7eH6C5VmnTobivZb2KAQ5ANNVQC1QZqEhNzku+vRlQz0oZBb2Vgi+N4hTTBlvYlTAEZRA= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=shahafs@mellanox.com; Received: from mellanox.com (82.166.227.17) by HE1PR05MB3148.eurprd05.prod.outlook.com (2603:10a6:7:36::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.13.10; Mon, 4 Sep 2017 07:12:26 +0000 From: Shahaf Shuler To: thomas@monjalon.net Cc: dev@dpdk.org Date: Mon, 4 Sep 2017 10:12:16 +0300 Message-Id: X-Mailer: git-send-email 2.12.0 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [82.166.227.17] X-ClientProxiedBy: HE1PR07CA0005.eurprd07.prod.outlook.com (2603:10a6:7:67::15) To HE1PR05MB3148.eurprd05.prod.outlook.com (2603:10a6:7:36::18) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 757ef478-3ec9-49bb-6033-08d4f3644c82 X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(2017030254152)(48565401081)(300000503095)(300135400095)(201703131423075)(201703031133081)(201702281549075)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095); SRVR:HE1PR05MB3148; X-Microsoft-Exchange-Diagnostics: 1; HE1PR05MB3148; 3:66XwHc7QjfxPxWaiB+hOi3SJ8vSbOmon5nQwrTz8VvA+UusdsZHXecjSL4RG52CPbVeEKprD6B5I9KZZQr70OyLM/ZJWyWuwtqyoEcaVa5c2jMqpSD392f+BLxeKiHDCQqKT0e3mAFPA/vHaqRyZlgzBiNpo1mKog326/pMRzkdZw1muT7IdDg5bNJ34G9ZglcWOxyAtx3KT0ZzlXR14gHFOZJXMVyIpAKKhcY4v32H9ArAai+f7MM5+KWq0PTsM; 25:zmiY6oArF8uJdiWHv4Gte5pMxkwNGuGuPzD1g6RWBOgZ/tjqFD7xiofatmR9xCAtUo1xTcetJozRD35GHmw6CBF/oM5vhdwvhEktRzSZcp9YlpIWc4X6VGniTuFALzhZ6ghhMM9mpu4tt8qYorvG850CtUeVVkZbPP3FpRJlf48RsZEZvXuAVSyMP5E+a8vt9KEzma830luq2q2/WmuxYggQC9AGVQ8ko9/V+ysFyts8XCprmC0KP0+m/m2PjEl//Tr3dogFegPU9PJWQHGsswHZxvEU2QiPwHzcTFSY5IJtS/iIlzVl2/Z2ohie0/Uj6TVEt1qA4YQlr1GHb39TzQ==; 31:mlLkEkR6Saqh5C8ZB4fpPi0xDkWb9Evc7NtyHdDmUiqMlij0NrBsGkNsNJ6oJ4lgK3Ygip4h3EVMmgJ6X0t32WlcGiLbHfxMIEsJtmYoBgfS8JPvuq7xCh0BfKdXxz8+U5Jdh9GPe6mzSqc1syZvPD5AW9DO968pFGkN3OsrRrirLpEGCNav3T12dKDRoPRbcqJfmK1oBJJ51ThiQlOw2FzhLoNrpHkza7TRle0nhZ4= X-MS-TrafficTypeDiagnostic: HE1PR05MB3148: X-LD-Processed: a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtAddr X-Microsoft-Exchange-Diagnostics: 1; HE1PR05MB3148; 20:GVRwq+m7VDrkayDXyIR7/hLFJO634Ldp8rLUqFW0LLpb2yhrR62YhZR2h1rVbKZxMYdAffHL4OUKqEMD0U/ZzFEDnHoF+2D8tvW1xsjxHwnhM2KDCPhgXsniKocmaT/HFIP28FKJEPX+KT4UUcdfGSdXwZ1rywK7OxbSqr32vHl1qGTnPEl4NOXUM8qSNSaEXnNoIrgbBXh9mLz5hvMue+n979uMpbHjuSCT3j+Yfte4mV4MUgD7AEErVJB6V4ztA6uDAyKxbz9SqzORVICUR7CEv8eQXeSsGj6Hn9eC1goGPSMWZp9fS72C5vx3UVuZuqqbkAfJ7LfHLfNOrepqRH7RoxUYSMIN/X/sKtnnl/BELO/3nUYmq3Byvob7U55dP2RP+FM0KWhOBobR9fkvbCQXjYDgkJd+1OXP3pXbiFgwB2p4mWjsdGmN1fMnCt+gHylEFoc4j3ECo4CtrlYb/EXMJ+HHp5AKVjoz4+/STk6fycHgG7/i/6uOdyfWaAg8; 4:2WL/2h39EiSM4HESEwpBRz786XA3QZ4bet+nTRu3JyyJPgaTWQ1QZKcPYtbOZRY0FtCCyl8brOYPOsC5utkdg73NWI38LNJyrDETnqbIJhXZ8LMjnkRxVuinYAB113Qyl8KV9s7+OsET00mrPvXF8rP/noFRVRAM4bH/Zl9PUL3LIL9yBen5roovPuJeuCa/6miwXSPAhtAS2dFjk/veav0I4GbYtS9C5JrCNlMAkRu4jNyYKxYr77/kOjXBqIbH25f/pQeyyFWcSC5NvTJz40HMAFvPcSbdxvqfz9D4ObQ= X-Exchange-Antispam-Report-Test: UriScan:(278428928389397); X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(2401047)(8121501046)(5005006)(3002001)(10201501046)(100000703101)(100105400095)(93006095)(93001095)(6055026)(6041248)(20161123555025)(20161123560025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(20161123562025)(20161123564025)(20161123558100)(6072148)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:HE1PR05MB3148; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:HE1PR05MB3148; X-Forefront-PRVS: 0420213CCD X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(4630300001)(7370300001)(6009001)(39860400002)(189002)(199003)(105586002)(36756003)(69596002)(97736004)(4326008)(305945005)(5003940100001)(2950100002)(7736002)(6916009)(106356001)(50226002)(53936002)(86362001)(118296001)(5660300001)(68736007)(2361001)(6666003)(110136004)(2351001)(42186005)(55016002)(21086003)(478600001)(33646002)(189998001)(33026002)(3846002)(101416001)(6116002)(2906002)(76176999)(50986999)(48376002)(50466002)(81156014)(81166006)(25786009)(66066001)(47776003)(8676002)(7350300001); DIR:OUT; SFP:1101; SCL:1; SRVR:HE1PR05MB3148; H:mellanox.com; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:en; Received-SPF: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; HE1PR05MB3148; 23:kSBvAhMBuskO6G0cGjqMnMrIFKP/BBlHf8fC57u/T?= =?us-ascii?Q?zQOLautyQ+00OD2Oo3/dNg7ziaehIH0BHlXOqwdGNjGiW40EN/Ofe7DDnXcb?= =?us-ascii?Q?7+GBBVGAsvSN0dbiptwBIcQPLMzxAo5SAFWT/fbYqdSnMhID6aMoa5EHzGe4?= =?us-ascii?Q?uFW6fm3icWpY6YE2tYHf5r9fQMyiFRMuiTDpX1VHt9Iup+WMlgrzHcTEwYNQ?= =?us-ascii?Q?aBOy2B3IVyL1zck0QWyBBShUlnf5oWM6lwSYR/ebSPfCuaCtaZlr3NE8qI0U?= =?us-ascii?Q?7CpiPN0K4ZhBs1ni0mPyRkCb2Lp/SwB+fdQumK+yAdKZRwxig6+GPVtZcFQP?= =?us-ascii?Q?zmlzOw5k9i0ksoXI7seJSuEoFZ7TRoVs85diReqIN3BF+80PJiF7YLPPvSFf?= =?us-ascii?Q?YbZUohGzQiGVQ1XU3tswgwS4i51SlHGKUtxTJNeHpN4NsPEZ5DJECOKcZNPV?= =?us-ascii?Q?MrvtKkaK8Xpn529ceyMTAaM5v52NmfrK6WzMWQa9/LsCX7IUqZJT4N0cThWP?= =?us-ascii?Q?03d3Xc2Shy9JyYdB3qHW+a1e+TuqTpAekvo0/WZPX8TKJHjlP0g+kVhELyPR?= =?us-ascii?Q?Xj05QBrmUZs3HiK9RU22Nk1kUtwvgVVh4BoP8wAEQJhfMpYX2Bf8DLka0vAT?= =?us-ascii?Q?/J6z1c1xMAlt7AiW10au5RjPuVoZfbqogbLRbsR4D/M6qLeuejdWKZ7S5N20?= =?us-ascii?Q?/kZ+W0wKEgYj9yxXiQOBA+ErXUV6gyaOTj3te2O2KMuV3eKRMILDLRhT+Jc7?= =?us-ascii?Q?shJ08vjPSzwI3xyKINJq+8mGbEcfQcox8SozXtMNhevDlrcefSuFdRP10Zdu?= =?us-ascii?Q?JH8z4r4ZxuM7jP8QmMp0FU/R+GtqXStPz4QBFCRXGkn1p+2iV77LO0MEef8o?= =?us-ascii?Q?r2480AFBFjpZDMbU/lsVw67g4WMaRMz3/d/GleixKKJoEq1M0NFFHU4boD3p?= =?us-ascii?Q?jeXY0/4GX+ZvNMmHsMq0e66mpWOoa15ChGFQ6Lym1Mb7MXYPsp1teP7lvIhb?= =?us-ascii?Q?V1bgXqUzPcUvnMudvH1/vDENhTDQQAeuaOXC/1kd53NyI/VLRk0V8BthAADK?= =?us-ascii?Q?GMvlSIk2Re0Kc1BtP0G/1kq9qJyGg8HG4uowDl4TUe29BNSJpm52Lc9sgVaa?= =?us-ascii?Q?POeEyJve6nijmLCibGajPYzT2yOmhqLv97JvM9myMoPAuUXR91bNoQMvn0kO?= =?us-ascii?Q?u+lkKSyasq87WekYgiMjrtl5+6h9I9fxjlN?= X-Microsoft-Exchange-Diagnostics: 1; HE1PR05MB3148; 6:WPy9IH+oiBlpNIcXCrwb8peXZeIRWXZK6YQUmfQ5QlitOkGTiVCksr0BT/gHYIO9V+TjRvRpCx4Ao5jKW1SWjRNDKE/smiS8tfkyk3kmG7pg89lH8MATTCppcQ9nEw5e+8OngnncS4LK7/ZBQ6D9WGTROSleSPFFO7AH5hbhVTZ4cOQTyc/0bYifhqzH/Lvh0dp9SQ8OHNsMqSrRYe8Pr5qCAfX2k4lJ+jtUQ9AlJDiJI9rCWlK6UudQ9ZFLFvDoFOCdDwae20+8LuIr8qPw63b81XahZPNMsDCx5xytdB1JweeY5UROe0ISWefMWtILjkvXtkrBFYCo8jMpoJRarQ==; 5:kzY1zFtD3kS4rB8hh99rDfpElznm2gAY769xrLwhwdGrs2vBoZh3I3bTLiczT3yzqkVd5sI0hiTbu6eLmeaXUzrYkQdw8l45ErLCd6Cb6gmEmQNUTRV8UGIHXL5AvwLc9FZcoi+kOMENypnUAGkGoQ==; 24:7VmNq98bdGSinLVimA0x/eiowcknslH3MGiMI3J3G9IjIh4wobPKE8cJVcnkn7dWwFGzQdnmAJ5ON6LUWEasO+AAYsodjEynrZpn2KHp0Hw=; 7:YziXRXdVD1xvHuhigNKkLAhTOMK/5dOxt08W9wLXdaBCiyqDmrdfuAsVlBXBk6iSxa3/Js1ndTl1l1UTnil68a6cceLOTEFzqMhQnok9KzQh/tqC815yueUIoXmBmJ0ZCl8dNJwdXSzCaGgS23Saol4hUObGvx3Q4eWq1BmzXNrrlkW0nb9DAbC4hHSOzZ+a9fwukCC14x90bYQtsTM0xgOc+Az66UpWno/yoAhvfZs= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Sep 2017 07:12:26.7755 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR05MB3148 Subject: [dpdk-dev] [PATCH 2/4] ethdev: introduce Rx queue offloads API X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 04 Sep 2017 07:12:28 -0000 Introduce a new API to configure Rx offloads. The new API will re-use existing DEV_RX_OFFLOAD_* flags to enable the different offloads. This will ease the process of adding a new Rx offloads, as no ABI breakage is involved. In addition, the offload configuration can be done per queue, instead of per port. The Rx queue offload API can be used only with devices which advertize the RTE_ETH_DEV_RXQ_OFFLOAD capability. Otherwise the device configuration will return with error. PMDs which move to the new API however support rx offloads only per port should return from the queue setup, in case of a mixed configuration, with error (-ENOTSUP). The old Rx offloads API is kept for the meanwhile, in order to enable a smooth transition for PMDs and application to the new API. Signed-off-by: Shahaf Shuler --- doc/guides/nics/features.rst | 19 +++++++++++-------- lib/librte_ether/rte_ethdev.c | 12 ++++++++++++ lib/librte_ether/rte_ethdev.h | 35 ++++++++++++++++++++++++++++++++++- 3 files changed, 57 insertions(+), 9 deletions(-) diff --git a/doc/guides/nics/features.rst b/doc/guides/nics/features.rst index 37ffbc68c..f2c8497c2 100644 --- a/doc/guides/nics/features.rst +++ b/doc/guides/nics/features.rst @@ -179,7 +179,7 @@ Jumbo frame Supports Rx jumbo frames. -* **[uses] user config**: ``dev_conf.rxmode.jumbo_frame``, +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_JUMBO_FRAME``. ``dev_conf.rxmode.max_rx_pkt_len``. * **[related] rte_eth_dev_info**: ``max_rx_pktlen``. * **[related] API**: ``rte_eth_dev_set_mtu()``. @@ -192,7 +192,7 @@ Scattered Rx Supports receiving segmented mbufs. -* **[uses] user config**: ``dev_conf.rxmode.enable_scatter``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_SCATTER``. * **[implements] datapath**: ``Scattered Rx function``. * **[implements] rte_eth_dev_data**: ``scattered_rx``. * **[provides] eth_dev_ops**: ``rxq_info_get:scattered_rx``. @@ -206,7 +206,7 @@ LRO Supports Large Receive Offload. -* **[uses] user config**: ``dev_conf.rxmode.enable_lro``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_TCP_LRO``. * **[implements] datapath**: ``LRO functionality``. * **[implements] rte_eth_dev_data**: ``lro``. * **[provides] mbuf**: ``mbuf.ol_flags:PKT_RX_LRO``, ``mbuf.tso_segsz``. @@ -363,7 +363,7 @@ VLAN filter Supports filtering of a VLAN Tag identifier. -* **[uses] user config**: ``dev_conf.rxmode.hw_vlan_filter``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_VLAN_FILTER``. * **[implements] eth_dev_ops**: ``vlan_filter_set``. * **[related] API**: ``rte_eth_dev_vlan_filter()``. @@ -499,7 +499,7 @@ CRC offload Supports CRC stripping by hardware. -* **[uses] user config**: ``dev_conf.rxmode.hw_strip_crc``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_CRC_STRIP``. .. _nic_features_vlan_offload: @@ -509,8 +509,7 @@ VLAN offload Supports VLAN offload to hardware. -* **[uses] user config**: ``dev_conf.rxmode.hw_vlan_strip``, - ``dev_conf.rxmode.hw_vlan_filter``, ``dev_conf.rxmode.hw_vlan_extend``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_VLAN_STRIP,DEV_RX_OFFLOAD_VLAN_FILTER,DEV_RX_OFFLOAD_VLAN_EXTEND``. * **[implements] eth_dev_ops**: ``vlan_offload_set``. * **[provides] mbuf**: ``mbuf.ol_flags:PKT_RX_VLAN_STRIPPED``, ``mbuf.vlan_tci``. * **[provides] rte_eth_dev_info**: ``rx_offload_capa:DEV_RX_OFFLOAD_VLAN_STRIP``, @@ -526,6 +525,7 @@ QinQ offload Supports QinQ (queue in queue) offload. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_QINQ_STRIP``. * **[uses] mbuf**: ``mbuf.ol_flags:PKT_TX_QINQ_PKT``. * **[provides] mbuf**: ``mbuf.ol_flags:PKT_RX_QINQ_STRIPPED``, ``mbuf.vlan_tci``, ``mbuf.vlan_tci_outer``. @@ -540,7 +540,7 @@ L3 checksum offload Supports L3 checksum offload. -* **[uses] user config**: ``dev_conf.rxmode.hw_ip_checksum``. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_IPV4_CKSUM``. * **[uses] mbuf**: ``mbuf.ol_flags:PKT_TX_IP_CKSUM``, ``mbuf.ol_flags:PKT_TX_IPV4`` | ``PKT_TX_IPV6``. * **[provides] mbuf**: ``mbuf.ol_flags:PKT_RX_IP_CKSUM_UNKNOWN`` | @@ -557,6 +557,7 @@ L4 checksum offload Supports L4 checksum offload. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_UDP_CKSUM,DEV_RX_OFFLOAD_TCP_CKSUM``. * **[uses] mbuf**: ``mbuf.ol_flags:PKT_TX_IPV4`` | ``PKT_TX_IPV6``, ``mbuf.ol_flags:PKT_TX_L4_NO_CKSUM`` | ``PKT_TX_TCP_CKSUM`` | ``PKT_TX_SCTP_CKSUM`` | ``PKT_TX_UDP_CKSUM``. @@ -574,6 +575,7 @@ MACsec offload Supports MACsec. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_MACSEC_STRIP``. * **[uses] mbuf**: ``mbuf.ol_flags:PKT_TX_MACSEC``. * **[provides] rte_eth_dev_info**: ``rx_offload_capa:DEV_RX_OFFLOAD_MACSEC_STRIP``, ``tx_offload_capa:DEV_TX_OFFLOAD_MACSEC_INSERT``. @@ -586,6 +588,7 @@ Inner L3 checksum Supports inner packet L3 checksum. +* **[uses] rte_eth_rxq_conf**: ``offloads:DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM``. * **[uses] mbuf**: ``mbuf.ol_flags:PKT_TX_IP_CKSUM``, ``mbuf.ol_flags:PKT_TX_IPV4`` | ``PKT_TX_IPV6``, ``mbuf.ol_flags:PKT_TX_OUTER_IP_CKSUM``, diff --git a/lib/librte_ether/rte_ethdev.c b/lib/librte_ether/rte_ethdev.c index da2424cc4..50f8aa98d 100644 --- a/lib/librte_ether/rte_ethdev.c +++ b/lib/librte_ether/rte_ethdev.c @@ -722,6 +722,18 @@ rte_eth_dev_configure(uint8_t port_id, uint16_t nb_rx_q, uint16_t nb_tx_q, return -EBUSY; } + if ((!(dev->data->dev_flags & RTE_ETH_DEV_RXQ_OFFLOAD)) && + (dev_conf->rxmode.ignore_offloads == 1)) { + /* + * Application uses rte_eth_rxq_conf offloads API + * but PMD not supports it. + */ + RTE_PMD_DEBUG_TRACE( + "port %d not supports rte_eth_rxq_conf offloads API\n", + port_id); + return -ENOTSUP; + } + /* Copy the dev_conf parameter into the dev structure */ memcpy(&dev->data->dev_conf, dev_conf, sizeof(dev->data->dev_conf)); diff --git a/lib/librte_ether/rte_ethdev.h b/lib/librte_ether/rte_ethdev.h index c40db4ee0..90934418d 100644 --- a/lib/librte_ether/rte_ethdev.h +++ b/lib/librte_ether/rte_ethdev.h @@ -357,7 +357,14 @@ struct rte_eth_rxmode { jumbo_frame : 1, /**< Jumbo Frame Receipt enable. */ hw_strip_crc : 1, /**< Enable CRC stripping by hardware. */ enable_scatter : 1, /**< Enable scatter packets rx handler */ - enable_lro : 1; /**< Enable LRO */ + enable_lro : 1, /**< Enable LRO */ + ignore_offloads : 1; + /** + * When set the rxmode offloads should be ignored, + * instead the Rx offloads will be set on rte_eth_rxq_conf. + * This bit is temporary till rxmode Rx offloads API will + * be deprecated. + */ }; /** @@ -691,6 +698,12 @@ struct rte_eth_rxq_conf { uint16_t rx_free_thresh; /**< Drives the freeing of RX descriptors. */ uint8_t rx_drop_en; /**< Drop packets if no descriptors are available. */ uint8_t rx_deferred_start; /**< Do not start queue with rte_eth_dev_start(). */ + uint64_t offloads; + /** + * Enable Rx offloads using DEV_RX_OFFLOAD_* flags. + * Supported only for devices which advertize the + * RTE_ETH_DEV_RXQ_OFFLOAD capability. + */ }; #define ETH_TXQ_FLAGS_NOMULTSEGS 0x0001 /**< nb_segs=1 for all mbufs */ @@ -907,6 +920,18 @@ struct rte_eth_conf { #define DEV_RX_OFFLOAD_QINQ_STRIP 0x00000020 #define DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM 0x00000040 #define DEV_RX_OFFLOAD_MACSEC_STRIP 0x00000080 +#define DEV_RX_OFFLOAD_HEADER_SPLIT 0x00000100 +#define DEV_RX_OFFLOAD_VLAN_FILTER 0x00000200 +#define DEV_RX_OFFLOAD_VLAN_EXTEND 0x00000400 +#define DEV_RX_OFFLOAD_JUMBO_FRAME 0x00000800 +#define DEV_RX_OFFLOAD_CRC_STRIP 0x00001000 +#define DEV_RX_OFFLOAD_SCATTER 0x00002000 +#define DEV_RX_OFFLOAD_CHECKSUM (DEV_RX_OFFLOAD_IPV4_CKSUM | \ + DEV_RX_OFFLOAD_UDP_CKSUM | \ + DEV_RX_OFFLOAD_TCP_CKSUM) +#define DEV_RX_OFFLOAD_VLAN (DEV_RX_OFFLOAD_VLAN_STRIP | \ + DEV_RX_OFFLOAD_VLAN_FILTER | \ + DEV_RX_OFFLOAD_VLAN_EXTEND) /** * TX offload capabilities of a device. @@ -1723,6 +1748,8 @@ struct rte_eth_dev_data { #define RTE_ETH_DEV_BONDED_SLAVE 0x0004 /** Device supports device removal interrupt */ #define RTE_ETH_DEV_INTR_RMV 0x0008 +/** Device supports the rte_eth_rxq_conf offloads API */ +#define RTE_ETH_DEV_RXQ_OFFLOAD 0x0010 /** * @internal @@ -1872,6 +1899,9 @@ uint32_t rte_eth_speed_bitflag(uint32_t speed, int duplex); * each statically configurable offload hardware feature provided by * Ethernet devices, such as IP checksum or VLAN tag stripping for * example. + * This offloads API is obsoleted and will be deprecated. Applications + * should set the ignore_offloads bit on *rxmode* structure and use + * the offloads field on *rte_eth_rxq_conf* structure. * - the Receive Side Scaling (RSS) configuration when using multiple RX * queues per port. * @@ -1925,6 +1955,8 @@ void _rte_eth_dev_reset(struct rte_eth_dev *dev); * The *rx_conf* structure contains an *rx_thresh* structure with the values * of the Prefetch, Host, and Write-Back threshold registers of the receive * ring. + * In addition it contains the hardware offloads features to activate using + * the DEV_RX_OFFLOAD_* flags. * @param mb_pool * The pointer to the memory pool from which to allocate *rte_mbuf* network * memory buffers to populate each descriptor of the receive ring. @@ -1936,6 +1968,7 @@ void _rte_eth_dev_reset(struct rte_eth_dev *dev); * - -ENOMEM: Unable to allocate the receive ring descriptors or to * allocate network memory buffers from the memory pool when * initializing receive descriptors. + * - -ENOTSUP: Device not support the queue configuration. */ int rte_eth_rx_queue_setup(uint8_t port_id, uint16_t rx_queue_id, uint16_t nb_rx_desc, unsigned int socket_id, -- 2.12.0