* [dts] [PATCH V1 0/1] [next]dts/pktgen: add support pci address mapping sytle
@ 2019-09-23 6:51 yufengmx
2019-09-23 6:51 ` [dts] [PATCH V1 1/1] " yufengmx
0 siblings, 1 reply; 3+ messages in thread
From: yufengmx @ 2019-09-23 6:51 UTC (permalink / raw)
To: dts, zhaoyan.chen, lijuan.tu; +Cc: yufengmx
make pktgen trex port mapping to be compatible with pci address mapping sytle.
It is aimed to avoid change ODC current pktgen config files when next branch is merged back to master branch.
yufengmx (1):
[next]dts/pktgen: add support pci address mapping sytle
framework/dut.py | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
--
2.21.0
^ permalink raw reply [flat|nested] 3+ messages in thread
* [dts] [PATCH V1 1/1] [next]dts/pktgen: add support pci address mapping sytle
2019-09-23 6:51 [dts] [PATCH V1 0/1] [next]dts/pktgen: add support pci address mapping sytle yufengmx
@ 2019-09-23 6:51 ` yufengmx
2019-09-23 6:57 ` Mo, YufengX
0 siblings, 1 reply; 3+ messages in thread
From: yufengmx @ 2019-09-23 6:51 UTC (permalink / raw)
To: dts, zhaoyan.chen, lijuan.tu; +Cc: yufengmx
make pktgen trex port mapping to be compatible with pci address mapping sytle.
Signed-off-by: yufengmx <yufengx.mo@intel.com>
---
framework/dut.py | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/framework/dut.py b/framework/dut.py
index fc4a2e6..c2ed0f1 100644
--- a/framework/dut.py
+++ b/framework/dut.py
@@ -986,7 +986,8 @@ class Dut(Crb):
if peer is not None:
for remotePort in range(len(self.tester.ports_info)):
if self.tester.ports_info[remotePort]['type'].lower() == 'trex':
- if self.tester.ports_info[remotePort]['intf'].lower() == peer.lower():
+ if self.tester.ports_info[remotePort]['intf'].lower() == peer.lower() or \
+ self.tester.ports_info[remotePort]['pci'].lower() == peer.lower():
hits[remotePort] = True
self.ports_map[dutPort] = remotePort
break
--
2.21.0
^ permalink raw reply [flat|nested] 3+ messages in thread* Re: [dts] [PATCH V1 1/1] [next]dts/pktgen: add support pci address mapping sytle
2019-09-23 6:51 ` [dts] [PATCH V1 1/1] " yufengmx
@ 2019-09-23 6:57 ` Mo, YufengX
0 siblings, 0 replies; 3+ messages in thread
From: Mo, YufengX @ 2019-09-23 6:57 UTC (permalink / raw)
To: dts, Chen, Zhaoyan, Tu, Lijuan
Tested by Mo, YufengX <yufengx.mo@intel.com>
> -----Original Message-----
> From: Mo, YufengX
> Sent: Monday, September 23, 2019 2:52 PM
> To: dts@dpdk.org; Chen, Zhaoyan <zhaoyan.chen@intel.com>; Tu, Lijuan <lijuan.tu@intel.com>
> Cc: Mo, YufengX <yufengx.mo@intel.com>
> Subject: [dts][PATCH V1 1/1] [next]dts/pktgen: add support pci address mapping sytle
>
>
> make pktgen trex port mapping to be compatible with pci address mapping sytle.
>
> Signed-off-by: yufengmx <yufengx.mo@intel.com>
> ---
> framework/dut.py | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/framework/dut.py b/framework/dut.py
> index fc4a2e6..c2ed0f1 100644
> --- a/framework/dut.py
> +++ b/framework/dut.py
> @@ -986,7 +986,8 @@ class Dut(Crb):
> if peer is not None:
> for remotePort in range(len(self.tester.ports_info)):
> if self.tester.ports_info[remotePort]['type'].lower() == 'trex':
> - if self.tester.ports_info[remotePort]['intf'].lower() == peer.lower():
> + if self.tester.ports_info[remotePort]['intf'].lower() == peer.lower() or \
> + self.tester.ports_info[remotePort]['pci'].lower() == peer.lower():
> hits[remotePort] = True
> self.ports_map[dutPort] = remotePort
> break
> --
> 2.21.0
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2019-09-23 6:57 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-09-23 6:51 [dts] [PATCH V1 0/1] [next]dts/pktgen: add support pci address mapping sytle yufengmx
2019-09-23 6:51 ` [dts] [PATCH V1 1/1] " yufengmx
2019-09-23 6:57 ` Mo, YufengX
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).