From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 0C110A00E6 for ; Tue, 6 Aug 2019 11:51:57 +0200 (CEST) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id CD48B1BE26; Tue, 6 Aug 2019 11:51:56 +0200 (CEST) Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by dpdk.org (Postfix) with ESMTP id D45501BE25 for ; Tue, 6 Aug 2019 11:51:54 +0200 (CEST) X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Aug 2019 02:51:53 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.64,353,1559545200"; d="scan'208";a="168250845" Received: from fmsmsx104.amr.corp.intel.com ([10.18.124.202]) by orsmga008.jf.intel.com with ESMTP; 06 Aug 2019 02:51:53 -0700 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx104.amr.corp.intel.com (10.18.124.202) with Microsoft SMTP Server (TLS) id 14.3.439.0; Tue, 6 Aug 2019 02:51:53 -0700 Received: from fmsmsx603.amr.corp.intel.com (10.18.126.83) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Tue, 6 Aug 2019 02:51:52 -0700 Received: from shsmsx105.ccr.corp.intel.com (10.239.4.158) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend Transport; Tue, 6 Aug 2019 02:51:52 -0700 Received: from shsmsx101.ccr.corp.intel.com ([169.254.1.80]) by SHSMSX105.ccr.corp.intel.com ([169.254.11.15]) with mapi id 14.03.0439.000; Tue, 6 Aug 2019 17:51:51 +0800 From: "Tu, Lijuan" To: Thinh Tran , "Mo, YufengX" CC: "dts@dpdk.org" Thread-Topic: [dts] [PATCH V3] tests/unit_tests_timer increase timeout Thread-Index: AQHVQI/19AI3wuPBzUe4NP48ouK926bt9/mg Date: Tue, 6 Aug 2019 09:51:50 +0000 Message-ID: <8CE3E05A3F976642AAB0F4675D0AD20E0BAFD4FA@SHSMSX101.ccr.corp.intel.com> References: <20190722131532.751-1-thinhtr@linux.vnet.ibm.com> In-Reply-To: <20190722131532.751-1-thinhtr@linux.vnet.ibm.com> Accept-Language: zh-CN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: dlp-product: dlpe-windows dlp-version: 11.0.600.7 dlp-reaction: no-action x-ctpclassification: CTP_NT x-titus-metadata-40: eyJDYXRlZ29yeUxhYmVscyI6IiIsIk1ldGFkYXRhIjp7Im5zIjoiaHR0cDpcL1wvd3d3LnRpdHVzLmNvbVwvbnNcL0ludGVsMyIsImlkIjoiYTM4Y2Y4ZDQtNGE1Yi00ODJjLTgxNzQtOTZmMzMzMDNhODg1IiwicHJvcHMiOlt7Im4iOiJDVFBDbGFzc2lmaWNhdGlvbiIsInZhbHMiOlt7InZhbHVlIjoiQ1RQX05UIn1dfV19LCJTdWJqZWN0TGFiZWxzIjpbXSwiVE1DVmVyc2lvbiI6IjE3LjEwLjE4MDQuNDkiLCJUcnVzdGVkTGFiZWxIYXNoIjoidjRSQWk1MW81a1wvM25HVEYySVZraThZSWFHXC9CMjFiellSRWdBYzFseERzYWFhbTVWTWVkYlRoOFJcL1wvWGVuV0YifQ== x-originating-ip: [10.239.127.40] Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Subject: Re: [dts] [PATCH V3] tests/unit_tests_timer increase timeout X-BeenThere: dts@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: test suite reviews and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dts-bounces@dpdk.org Sender: "dts" Applied, thanks > -----Original Message----- > From: dts [mailto:dts-bounces@dpdk.org] On Behalf Of Thinh Tran > Sent: Monday, July 22, 2019 9:16 PM > To: Mo, YufengX > Cc: dts@dpdk.org; thinhtr@linux.vnet.ibm.com > Subject: [dts] [PATCH V3] tests/unit_tests_timer increase timeout >=20 > - fix the TIMEOUT Failure for some systems have more than 16 cores >=20 > Signed-off-by: Thinh Tran > --- > tests/TestSuite_unit_tests_timer.py | 11 +++++++++-- > 1 file changed, 9 insertions(+), 2 deletions(-) >=20 > diff --git a/tests/TestSuite_unit_tests_timer.py > b/tests/TestSuite_unit_tests_timer.py > index 717dab8..365c5f6 100644 > --- a/tests/TestSuite_unit_tests_timer.py > +++ b/tests/TestSuite_unit_tests_timer.py > @@ -59,6 +59,13 @@ class TestUnitTestsTimer(TestCase): > """ > cores =3D self.dut.get_core_list("all") > self.coremask =3D utils.create_mask(cores) > + # > + # change timeout base number of cores on the system > + # default 60 secs > + # > + self.this_timeout =3D 60 > + if (len(cores) > 16) : > + self.this_timeout =3D self.this_timeout * len(cores)/16 >=20 > def set_up(self): > """ > @@ -71,7 +78,7 @@ class TestUnitTestsTimer(TestCase): > Run timer autotest. > """ > self.dut.send_expect("./%s/app/test -n 1 -c %s" % (self.target, > self.coremask), "R.*T.*E.*>.*>", 60) > - out =3D self.dut.send_expect("timer_autotest", "RTE>>", 60) > + out =3D self.dut.send_expect("timer_autotest", "RTE>>", > self.this_timeout) > self.dut.send_expect("quit", "# ") > self.verify("Test OK" in out, "Test failed") >=20 > @@ -80,7 +87,7 @@ class TestUnitTestsTimer(TestCase): > Run timer autotest. > """ > self.dut.send_expect("./%s/app/test -n 1 -c %s" % (self.target, > self.coremask), "R.*T.*E.*>.*>", 60) > - out =3D self.dut.send_expect("timer_perf_autotest", "RTE>>", 60) > + out =3D self.dut.send_expect("timer_perf_autotest", "RTE>>", > self.this_timeout) > self.dut.send_expect("quit", "# ") > self.verify("Test OK" in out, "Test failed") >=20 > -- > 2.17.1