From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 47B21A0A0E for ; Mon, 10 May 2021 18:05:36 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 412BB4003E; Mon, 10 May 2021 18:05:36 +0200 (CEST) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2078.outbound.protection.outlook.com [40.107.236.78]) by mails.dpdk.org (Postfix) with ESMTP id 138984003E for ; Mon, 10 May 2021 18:05:35 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=b1gNdVr7N/GSdX2C8buO8HI2sKdgpyKFXuWdeWYCwsTZ7tkahK5YMUcfz13P4UnvmZt50u5tPN3gP/RNeRyw0+8tRrEXBkgle1D4nfJkRvKQFUUQ4fHek9xy1KrxtZmd8cGUseQ6UpMyP2LDF9A55RIZBTyZkO2UVyElUAYQk8WJ/GilWq8FrFRzlzjn4IsYRJclCW8ecZHXMbjdhilmifjp77L4aGZjsb2o2KJ3pfTt5qyHaNs9VMceNIt+Wz5JSp0obEefa2yrnYm25wbgzqWTMRduy/Kt01dqT1RCKNq9jykkbTdWjahn0ZCU/R6INUZzpgeHJz/O0DBH7/nadg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=fcvLo3UAinGsDibqNiGBxvIIjOFD28LiODbXc2wxOjY=; b=kVbI6WREmIRic1LA3EN6nOnGulRxMEWNJAbR+2E1vT1LtNfQeM8TKyzPRd+nv8ENrzzq6HBGcKb49b0Rz7kVsQKU+GZLp5Fo7AGm+4147J25AtXfoq+N7cXpHMpuI/uDGJxubHcNCQFcuCXgOqVJrkVxlVWaq15wE3yWJGuHZoSrQSWevH/9NrRzT8Ni6KDeSXz0Zbof7gpqPvBONIEGFoBfrOXyqKjSILjCHulErHB7ACszguO2UCaT/qkFkwR9wIfKNwz5n/BPObCoeXK/1v7EDwnvmIVy7DKVS5n64KLkI5CTu1m2D0XD1pMi1zKAANV482VGw0Dr81l+xWEZeA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=fcvLo3UAinGsDibqNiGBxvIIjOFD28LiODbXc2wxOjY=; b=lPf1Rk62N5F6OXTcl/tDoAI0yX8qWtJFvl5Bb9ooSKv6JiSXm/Nl+NNFh1NsE5HeXv3zDiEsPGEPlklu9JPo9EglgSX1eoSlESLL8mmYFTLC1SjXDpiO+LtsqXLbQBPUBqzj3NqW08u1r7uWSQoHr+Y9xf671GCsMKV+Cuorqo/0B8wZdqzsYDk5uw3gqTdjtuJoS3ZMvu4HZBQp7fE/2x3I9BbQDcvThGercnYvsUuYXVsBwHJJH0QicpxDZJEZG2vThBNtSyTNop9v9Unykl1YbzUDSDUvPuowmgefT206+JdJSR/ivQhM4ZN+1kjoIje8V066UnOxE/fGGWz5Vw== Received: from BN6PR17CA0054.namprd17.prod.outlook.com (2603:10b6:405:75::43) by MN2PR12MB4062.namprd12.prod.outlook.com (2603:10b6:208:1d0::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.29; Mon, 10 May 2021 16:05:33 +0000 Received: from BN8NAM11FT016.eop-nam11.prod.protection.outlook.com (2603:10b6:405:75:cafe::c6) by BN6PR17CA0054.outlook.office365.com (2603:10b6:405:75::43) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Mon, 10 May 2021 16:05:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT016.mail.protection.outlook.com (10.13.176.97) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4108.25 via Frontend Transport; Mon, 10 May 2021 16:05:33 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 10 May 2021 16:05:30 +0000 From: Xueming Li To: Matan Azrad CC: Luca Boccassi , Viacheslav Ovsiienko , dpdk stable Date: Mon, 10 May 2021 23:59:34 +0800 Message-ID: <20210510160258.30982-25-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210510160258.30982-1-xuemingl@nvidia.com> References: <20210510160258.30982-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c24c628c-a796-4e5d-b463-08d913cd7126 X-MS-TrafficTypeDiagnostic: MN2PR12MB4062: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8882; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ZE1IaIOaMSsJgootRC5bP0c18kSGAgvih2XgSLpSDoZW7XEuzS3yzorw6/INvAZM8CfeZ4HMldKRoQZhVZsnNWh5IX6nmin06Z46hW28IWwEvDjO4i3G7mKcP26k7CAknB6AMsPtm3v2NJRJF7LAJuyqLsf4L+GayBZhzPqQ1oVAeeiM7KFAdcsQMk/wN8AuUDxh88qQEp2RRfCHbquEJ5l0WfYTy/3LK0PVn5b4iBomRqJUcWsu8WdEVg50T4DsRnqEz2ySb0iZqOWLzlDZ39t1LWuADan4NrV0bU3NXBbZ6ODFea8X9X0As7/NhPZyj8r2i8h8Xbvn6e/kHtZU5gvom/q5+kfnZSkxw990FgXNUZ0lGmIDHxxV/jPqk3n9/nnKfnEAkMrUkAgTWpZyjnnPb35S6e4nBUeqF4WLX4VURVmY7aacdTRu0+93kc+mjewlSQxvBUzFR+hi1NrzVqOXmLUx5X3TZdyp2g5O7oZpo9bIh18kh5JF9efb4DIScM1d3fxwIUGPkgrvTECoL3/EyWzI6Q4EdkE9HvGgjcQ1PkkXTFLEISed3TdoBqMP2iKXsv4WPZjOymPlIebRotv2EVwpdcQva959SCo6z4Xfh1aRBSxZjO/cKLTHTupWpVxv2JmiwKM6Fb6VHP6ulZTcNuJAOJ3ymdmkmLXnb3FLu4ktRK+6Yk9RLpnPf23IZ4KRmTSQV3Md3FqXV5RQgXsv8EIuZcsYEHPi74202TmEZMDx6nkBkRPlEXNabjBpzWOZ4pePZTM2U5wHj0MdlASMLyFdGQ0tGvLenDT24gI= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(376002)(346002)(39860400002)(136003)(396003)(36840700001)(46966006)(82310400003)(36860700001)(966005)(36756003)(478600001)(54906003)(1076003)(7696005)(2616005)(55016002)(426003)(70586007)(37006003)(5660300002)(30864003)(47076005)(186003)(70206006)(6862004)(2906002)(8936002)(86362001)(336012)(53546011)(316002)(36906005)(6286002)(26005)(82740400003)(7636003)(83380400001)(6636002)(356005)(16526019)(8676002)(4326008)(309714004); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2021 16:05:33.3783 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c24c628c-a796-4e5d-b463-08d913cd7126 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT016.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4062 Subject: [dpdk-stable] patch 'common/mlx5: add DevX commands for queue counters' has been queued to stable release 20.11.2 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" Hi, FYI, your patch has been queued to stable release 20.11.2 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 05/12/21. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/steevenlee/dpdk This queued commit can be viewed at: https://github.com/steevenlee/dpdk/commit/4371d3b12b9da53687df7501e9f727422188cbae Thanks. Xueming Li --- >From 4371d3b12b9da53687df7501e9f727422188cbae Mon Sep 17 00:00:00 2001 From: Matan Azrad Date: Thu, 25 Feb 2021 10:45:00 +0000 Subject: [PATCH] common/mlx5: add DevX commands for queue counters Cc: Luca Boccassi [ upstream commit 750e48c7d8c39531c6e0a3aab0f2e11f02af19b4 ] A queue counter set is an HW object that can be assigned to any RQ\QP and it counts HW events on the assigned QPs\RQs. Add DevX API to allocate and query queue counter set object. The only used counter event is the "out of buffer" where the queue drops packets when no SW buffer is available to receive it. Signed-off-by: Matan Azrad Acked-by: Viacheslav Ovsiienko --- drivers/common/mlx5/mlx5_devx_cmds.c | 73 +++++++++++++++++++++++++ drivers/common/mlx5/mlx5_devx_cmds.h | 6 +++ drivers/common/mlx5/mlx5_prm.h | 81 ++++++++++++++++++++++++++++ drivers/common/mlx5/version.map | 4 +- 4 files changed, 163 insertions(+), 1 deletion(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index c10be482f3..e3196f86f9 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2077,3 +2077,76 @@ mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id) return -ENOTSUP; #endif } + +/* + * Allocate queue counters via devx interface. + * + * @param[in] ctx + * Context returned from mlx5 open_device() glue function. + * + * @return + * Pointer to counter object on success, a NULL value otherwise and + * rte_errno is set. + */ +struct mlx5_devx_obj * +mlx5_devx_cmd_queue_counter_alloc(void *ctx) +{ + struct mlx5_devx_obj *dcs = mlx5_malloc(MLX5_MEM_ZERO, sizeof(*dcs), 0, + SOCKET_ID_ANY); + uint32_t in[MLX5_ST_SZ_DW(alloc_q_counter_in)] = {0}; + uint32_t out[MLX5_ST_SZ_DW(alloc_q_counter_out)] = {0}; + + if (!dcs) { + rte_errno = ENOMEM; + return NULL; + } + MLX5_SET(alloc_q_counter_in, in, opcode, MLX5_CMD_OP_ALLOC_Q_COUNTER); + dcs->obj = mlx5_glue->devx_obj_create(ctx, in, sizeof(in), out, + sizeof(out)); + if (!dcs->obj) { + DRV_LOG(DEBUG, "Can't allocate q counter set by DevX - error " + "%d.", errno); + rte_errno = errno; + mlx5_free(dcs); + return NULL; + } + dcs->id = MLX5_GET(alloc_q_counter_out, out, counter_set_id); + return dcs; +} + +/** + * Query queue counters values. + * + * @param[in] dcs + * devx object of the queue counter set. + * @param[in] clear + * Whether hardware should clear the counters after the query or not. + * @param[out] out_of_buffers + * Number of dropped occurred due to lack of WQE for the associated QPs/RQs. + * + * @return + * 0 on success, a negative value otherwise. + */ +int +mlx5_devx_cmd_queue_counter_query(struct mlx5_devx_obj *dcs, int clear, + uint32_t *out_of_buffers) +{ + uint32_t out[MLX5_ST_SZ_BYTES(query_q_counter_out)] = {0}; + uint32_t in[MLX5_ST_SZ_DW(query_q_counter_in)] = {0}; + int rc; + + MLX5_SET(query_q_counter_in, in, opcode, + MLX5_CMD_OP_QUERY_Q_COUNTER); + MLX5_SET(query_q_counter_in, in, op_mod, 0); + MLX5_SET(query_q_counter_in, in, counter_set_id, dcs->id); + MLX5_SET(query_q_counter_in, in, clear, !!clear); + rc = mlx5_glue->devx_obj_query(dcs->obj, in, sizeof(in), out, + sizeof(out)); + if (rc) { + DRV_LOG(ERR, "Failed to query devx q counter set - rc %d", rc); + rte_errno = rc; + return -rc; + } + *out_of_buffers = MLX5_GET(query_q_counter_out, out, out_of_buffer); + return 0; +} diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 3fef39654c..a9aa8a3ebf 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -505,4 +505,10 @@ struct mlx5_devx_obj *mlx5_devx_cmd_create_flow_hit_aso_obj(void *ctx, __rte_internal int mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id); + +__rte_internal +struct mlx5_devx_obj *mlx5_devx_cmd_queue_counter_alloc(void *ctx); +__rte_internal +int mlx5_devx_cmd_queue_counter_query(struct mlx5_devx_obj *dcs, int clear, + uint32_t *out_of_buffers); #endif /* RTE_PMD_MLX5_DEVX_CMDS_H_ */ diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 6638f46ec6..cce55c8ddd 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -843,6 +843,8 @@ enum { MLX5_CMD_OP_SUSPEND_QP = 0x50F, MLX5_CMD_OP_RESUME_QP = 0x510, MLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT = 0x754, + MLX5_CMD_OP_ALLOC_Q_COUNTER = 0x771, + MLX5_CMD_OP_QUERY_Q_COUNTER = 0x773, MLX5_CMD_OP_ACCESS_REGISTER = 0x805, MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN = 0x816, MLX5_CMD_OP_CREATE_TIR = 0x900, @@ -3034,6 +3036,85 @@ struct mlx5_ifc_query_regexp_register_out_bits { u8 register_data[0x20]; }; +/* Queue counters. */ +struct mlx5_ifc_alloc_q_counter_out_bits { + u8 status[0x8]; + u8 reserved_at_8[0x18]; + u8 syndrome[0x20]; + u8 reserved_at_40[0x18]; + u8 counter_set_id[0x8]; + u8 reserved_at_60[0x20]; +}; + +struct mlx5_ifc_alloc_q_counter_in_bits { + u8 opcode[0x10]; + u8 uid[0x10]; + u8 reserved_at_20[0x10]; + u8 op_mod[0x10]; + u8 reserved_at_40[0x40]; +}; + +struct mlx5_ifc_query_q_counter_out_bits { + u8 status[0x8]; + u8 reserved_at_8[0x18]; + u8 syndrome[0x20]; + u8 reserved_at_40[0x40]; + u8 rx_write_requests[0x20]; + u8 reserved_at_a0[0x20]; + u8 rx_read_requests[0x20]; + u8 reserved_at_e0[0x20]; + u8 rx_atomic_requests[0x20]; + u8 reserved_at_120[0x20]; + u8 rx_dct_connect[0x20]; + u8 reserved_at_160[0x20]; + u8 out_of_buffer[0x20]; + u8 reserved_at_1a0[0x20]; + u8 out_of_sequence[0x20]; + u8 reserved_at_1e0[0x20]; + u8 duplicate_request[0x20]; + u8 reserved_at_220[0x20]; + u8 rnr_nak_retry_err[0x20]; + u8 reserved_at_260[0x20]; + u8 packet_seq_err[0x20]; + u8 reserved_at_2a0[0x20]; + u8 implied_nak_seq_err[0x20]; + u8 reserved_at_2e0[0x20]; + u8 local_ack_timeout_err[0x20]; + u8 reserved_at_320[0xa0]; + u8 resp_local_length_error[0x20]; + u8 req_local_length_error[0x20]; + u8 resp_local_qp_error[0x20]; + u8 local_operation_error[0x20]; + u8 resp_local_protection[0x20]; + u8 req_local_protection[0x20]; + u8 resp_cqe_error[0x20]; + u8 req_cqe_error[0x20]; + u8 req_mw_binding[0x20]; + u8 req_bad_response[0x20]; + u8 req_remote_invalid_request[0x20]; + u8 resp_remote_invalid_request[0x20]; + u8 req_remote_access_errors[0x20]; + u8 resp_remote_access_errors[0x20]; + u8 req_remote_operation_errors[0x20]; + u8 req_transport_retries_exceeded[0x20]; + u8 cq_overflow[0x20]; + u8 resp_cqe_flush_error[0x20]; + u8 req_cqe_flush_error[0x20]; + u8 reserved_at_620[0x1e0]; +}; + +struct mlx5_ifc_query_q_counter_in_bits { + u8 opcode[0x10]; + u8 uid[0x10]; + u8 reserved_at_20[0x10]; + u8 op_mod[0x10]; + u8 reserved_at_40[0x80]; + u8 clear[0x1]; + u8 reserved_at_c1[0x1f]; + u8 reserved_at_e0[0x18]; + u8 counter_set_id[0x8]; +}; + /* CQE format mask. */ #define MLX5E_CQE_FORMAT_MASK 0xc diff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map index 709b2c708e..fd6019bd2b 100644 --- a/drivers/common/mlx5/version.map +++ b/drivers/common/mlx5/version.map @@ -21,7 +21,7 @@ INTERNAL { mlx5_devx_cmd_create_tis; mlx5_devx_cmd_create_virtio_q_counters; mlx5_devx_cmd_create_virtq; - mlx5_devx_cmd_create_flow_hit_aso_obj; + mlx5_devx_cmd_create_flow_hit_aso_obj; mlx5_devx_cmd_destroy; mlx5_devx_cmd_flow_counter_alloc; mlx5_devx_cmd_flow_counter_query; @@ -38,6 +38,8 @@ INTERNAL { mlx5_devx_cmd_query_parse_samples; mlx5_devx_cmd_query_virtio_q_counters; mlx5_devx_cmd_query_virtq; + mlx5_devx_cmd_queue_counter_alloc; + mlx5_devx_cmd_queue_counter_query; mlx5_devx_cmd_register_read; mlx5_devx_cmd_wq_query; mlx5_devx_get_out_command_status; -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2021-05-10 23:59:27.358582500 +0800 +++ 0026-common-mlx5-add-DevX-commands-for-queue-counters.patch 2021-05-10 23:59:26.350000000 +0800 @@ -1 +1 @@ -From 750e48c7d8c39531c6e0a3aab0f2e11f02af19b4 Mon Sep 17 00:00:00 2001 +From 4371d3b12b9da53687df7501e9f727422188cbae Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Luca Boccassi + +[ upstream commit 750e48c7d8c39531c6e0a3aab0f2e11f02af19b4 ] @@ -14,2 +16,0 @@ -Cc: stable@dpdk.org - @@ -19 +20 @@ - drivers/common/mlx5/mlx5_devx_cmds.c | 72 +++++++++++++++++++++++++ + drivers/common/mlx5/mlx5_devx_cmds.c | 73 +++++++++++++++++++++++++ @@ -23 +24 @@ - 4 files changed, 162 insertions(+), 1 deletion(-) + 4 files changed, 163 insertions(+), 1 deletion(-) @@ -26 +27 @@ -index 2dcc1ff551..0060c37fc0 100644 +index c10be482f3..e3196f86f9 100644 @@ -29 +30,2 @@ -@@ -2193,3 +2193,75 @@ mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id) +@@ -2077,3 +2077,76 @@ mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id) + return -ENOTSUP; @@ -32 +34 @@ - ++ @@ -106 +108 @@ -index f01d5a8802..bc66d28e83 100644 +index 3fef39654c..a9aa8a3ebf 100644 @@ -109 +111 @@ -@@ -542,4 +542,10 @@ struct mlx5_devx_obj *mlx5_devx_cmd_alloc_pd(void *ctx); +@@ -505,4 +505,10 @@ struct mlx5_devx_obj *mlx5_devx_cmd_create_flow_hit_aso_obj(void *ctx, @@ -121 +123 @@ -index f8327158fd..01a039f1f7 100644 +index 6638f46ec6..cce55c8ddd 100644 @@ -124 +126 @@ -@@ -901,6 +901,8 @@ enum { +@@ -843,6 +843,8 @@ enum { @@ -130,2 +131,0 @@ - MLX5_CMD_OP_ALLOC_PD = 0x800, - MLX5_CMD_OP_DEALLOC_PD = 0x801, @@ -133 +133,3 @@ -@@ -3213,6 +3215,85 @@ struct mlx5_ifc_query_regexp_register_out_bits { + MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN = 0x816, + MLX5_CMD_OP_CREATE_TIR = 0x900, +@@ -3034,6 +3036,85 @@ struct mlx5_ifc_query_regexp_register_out_bits { @@ -220 +222 @@ -index edd6c0e757..91f3fa5779 100644 +index 709b2c708e..fd6019bd2b 100644 @@ -223 +225 @@ -@@ -22,7 +22,7 @@ INTERNAL { +@@ -21,7 +21,7 @@ INTERNAL { @@ -229 +230,0 @@ - mlx5_devx_cmd_create_geneve_tlv_option; @@ -232 +233,2 @@ -@@ -40,6 +40,8 @@ INTERNAL { + mlx5_devx_cmd_flow_counter_query; +@@ -38,6 +38,8 @@ INTERNAL {