From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4676BA0C3F for ; Sat, 12 Jun 2021 01:21:52 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 40AED4003F; Sat, 12 Jun 2021 01:21:52 +0200 (CEST) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2055.outbound.protection.outlook.com [40.107.94.55]) by mails.dpdk.org (Postfix) with ESMTP id BDB944003F for ; Sat, 12 Jun 2021 01:21:50 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ra3TQKDLfqEpYfGNTKMZtoYEqTIJSAZ349iECpRo128ZqTyx08Euycu40Kp/sqHP9B54rXoXKe71loM4HHQ12IFGgMT06w19R+1OpK6Um6ITvpkaTjt1Yk+giJxUoJeRXVQzH1+DWXcsysAwRLiVvZvCcMfJZ+1dMEMHZoho9JOcwSbxsJH9BKLttu8RW3ivwg4FeaLW5zlUK7nEyRHplVfbDKF8YuJeL/xXVj4qCXavTyy0UNYl6Tn8c8UsgxTIjSXIXcRLa5IKq7T3PMbnZx/l6KvYJjxQGaCIz7uo6t2cSrfqxC35yFypDOWS7E5OXkkb4zlCHzuKeEu8RIiw6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=loSFpzAdKgTL8B08VgHCf30Eo3y5IrDIQOaE5Qq0/d8=; b=TPRglRZIz3tG2wxkWqRRqTfRPvbU6sSBo6YyW5MDTpwLEpWngnfJuTR5MMoZ2RBL+Mdteq/37CQCehuv09suuCiTIhPku8EulxWzdVx7aP0qeZVVscG84xm6p09Kw/nbg61Ohmnv1Lk3mUIesZafb64M5MPxeS5hz99Y7dFgFtIUb98yFs6e25ERVsGY4v7/AzPXz18v9a94UEAw/uLsMahdsIhmw80sRfx57X4OYGHfTZ27gzLmtjUAVIBc12UEpFfuycs5pdBRksg5MoSTw2LeN+EzXPZpZ8uUmqKYOW1bF2I0MGpCnwoyjrgw33OUjmOcYk+ZA9uVhWk7a9wmbg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=redhat.com smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=loSFpzAdKgTL8B08VgHCf30Eo3y5IrDIQOaE5Qq0/d8=; b=RDwedRyMArZoxQoqEqh2K6bd9C2p/UwFduFXyfDwX2IOyQ7DapScTSCSkMpR/Oh3GUeAZtjIoW63I7urzlFT79dxQ0c5lDBPXL0TrYu5xLY6suVOB8zTzdxi0JmA3cm1EHEjrkRn2MGRAwZNf2+/Z+IrzD2EQF4rsWHD2UsbByewm8vwH0klUXa2hjVXXRmV3KGC89ktw0NN9t22LQ4kgqOC3nJJ5e7iJd3o0P7Dz9PJV9/9r6W/AKNvwG6Z/nzM+4AeJgY6dmJEGydKVYrRWh5xezs5eA360kzk77aAoIjYfEa1tFqDcu1e6GSuiLO4KhiBbdwdob6+xGRHXsUbKg== Received: from DS7PR03CA0031.namprd03.prod.outlook.com (2603:10b6:5:3b5::6) by MN2PR12MB4301.namprd12.prod.outlook.com (2603:10b6:208:1d4::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.21; Fri, 11 Jun 2021 23:21:48 +0000 Received: from DM6NAM11FT033.eop-nam11.prod.protection.outlook.com (2603:10b6:5:3b5:cafe::73) by DS7PR03CA0031.outlook.office365.com (2603:10b6:5:3b5::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.20 via Frontend Transport; Fri, 11 Jun 2021 23:21:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; redhat.com; dkim=none (message not signed) header.d=none;redhat.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT033.mail.protection.outlook.com (10.13.172.221) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4219.21 via Frontend Transport; Fri, 11 Jun 2021 23:21:48 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 11 Jun 2021 23:21:41 +0000 From: Xueming Li To: Timothy McDaniel CC: Luca Boccassi , David Marchand , dpdk stable Date: Sat, 12 Jun 2021 07:04:33 +0800 Message-ID: <20210611230433.8208-179-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210611230433.8208-1-xuemingl@nvidia.com> References: <20210510160258.30982-229-xuemingl@nvidia.com> <20210611230433.8208-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b6654f1b-e4db-44e6-6021-08d92d2faf92 X-MS-TrafficTypeDiagnostic: MN2PR12MB4301: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:10000; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: hmXk64PB9Gd0reM0W470hKCBW5WdJruU9gnaqO5YLxlYc8jbWYIMbvSrL+5poa5+euP0GX6/jSLAyWw0beNwJp8Bnx2VGdaMgCkBu46RN6XauZhWZs68M9k6zKayzdNiV768HqbMoiGfq+4yEoqyBhGJ9xlUDQb5TrUsJR+pCyMYy086b9kaOWez1vxlx/pC6oLOGWC2esg8KzH4WR2Tsdy85amZQGTSxEF73y833iG+nCXfO8x2hxQTmC6WR2kdBJvZ63K41N5dJrQdgx3t9Hi2S+GYp/mHRbtN2JrL4/zk3B3IyiK2f/oZS5+w0AEYfT+tsGzt1i6n630jLNBVizPCwkHA8GRW4qldOeUmWwLRi1e7kq82ZORvGTE5gwLJFkam8t1hVVv27OXipBNJmnybdIRh0DejpCRtINxmQlThSdggAEptfevjq80/9ncWTyKRdWxmca20uDQ4jHmwG6C0YewGQSRc3gc538AspdbLGkLOO5zFNjcuPenLPr+Vz5FgAlEAc/FDgalS2CYF1roGA9QYOWVBbMutmpF8pkZhKn1pv+axTiYaFlXa2SiKD9D3/owQWpuYlc/4NJDolXCeEBn0RxPseqXR0RoG9F/ATnAaY5EXf/9fenzqKg+Z/6ULVJe7PwXL7Bk8u7L1Y00WteJjVn6mZ511R+LNZ6vJinoO1B+YkgfEvaFOM/2SeURoVp7IYhUTjyPt460NPiihMnIBe7rlV55FE9F76us7tvpJs5oBTOgDQ6Zi8wcDwhYnpQGPBgp5uswgZUgf8usxhlLkIs7nffNM1xm0bLrhIj1Uv7OiUbTWgUEKyHHK X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(396003)(376002)(136003)(39860400002)(346002)(46966006)(36840700001)(8676002)(6286002)(966005)(86362001)(6916009)(478600001)(54906003)(6666004)(356005)(2616005)(53546011)(8936002)(36860700001)(316002)(36756003)(83380400001)(5660300002)(2906002)(82310400003)(47076005)(55016002)(26005)(336012)(186003)(70206006)(70586007)(1076003)(82740400003)(426003)(7636003)(36906005)(7696005)(4326008)(16526019); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jun 2021 23:21:48.0834 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b6654f1b-e4db-44e6-6021-08d92d2faf92 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT033.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4301 Subject: [dpdk-stable] patch 'doc: fix runtime options in DLB2 guide' has been queued to stable release 20.11.2 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" Hi, FYI, your patch has been queued to stable release 20.11.2 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 06/14/21. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/steevenlee/dpdk This queued commit can be viewed at: https://github.com/steevenlee/dpdk/commit/bd41e2bc99d68b7f5eb777d9a33d90c74ff50c9e Thanks. Xueming Li --- >From bd41e2bc99d68b7f5eb777d9a33d90c74ff50c9e Mon Sep 17 00:00:00 2001 From: Timothy McDaniel Date: Fri, 21 May 2021 11:11:35 +0200 Subject: [PATCH] doc: fix runtime options in DLB2 guide Cc: Luca Boccassi [ upstream commit 9e35ae0700d5a16fa949fe64c6853043a76a675e ] Convert to PCI "--allow" devarg format. The documentation was previously using the "--vdev" form, which cannot be used with the DLB2 PF PMD. Fixes: f3cad285bb88 ("event/dlb2: add infos get and configure") Fixes: f7cc194b0f7e ("event/dlb2: add enqueue and its burst variants") Fixes: a2e4f1f5e79f ("event/dlb2: add dequeue and its burst variants") Fixes: 95aa7101cd3c ("doc: add some features to DLB2 guide") Signed-off-by: Timothy McDaniel Signed-off-by: David Marchand --- doc/guides/eventdevs/dlb2.rst | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/doc/guides/eventdevs/dlb2.rst b/doc/guides/eventdevs/dlb2.rst index 6ba67f278c..1223219cf7 100644 --- a/doc/guides/eventdevs/dlb2.rst +++ b/doc/guides/eventdevs/dlb2.rst @@ -179,19 +179,19 @@ pools' sizes are controlled by the nb_events_limit field in struct rte_event_dev_config. The load-balanced pool is sized to contain nb_events_limit credits, and the directed pool is sized to contain nb_events_limit/4 credits. The directed pool size can be overridden with the -num_dir_credits vdev argument, like so: +num_dir_credits devargs argument, like so: .. code-block:: console - --vdev=dlb1_event,num_dir_credits= + --allow ea:00.0,num_dir_credits= This can be used if the default allocation is too low or too high for the -specific application needs. The PMD also supports a vdev arg that limits the +specific application needs. The PMD also supports a devarg that limits the max_num_events reported by rte_event_dev_info_get(): .. code-block:: console - --vdev=dlb1_event,max_num_events= + --allow ea:00.0,max_num_events= By default, max_num_events is reported as the total available load-balanced credits. If multiple DLB2-based applications are being used, it may be desirable @@ -336,11 +336,11 @@ buffer space (e.g. if not all queues are used, or aren't used for atomic scheduling). The PMD provides a dev arg to override the default per-queue allocation. To -increase a vdev's per-queue atomic-inflight allocation to (for example) 64: +increase per-queue atomic-inflight allocation to (for example) 64: .. code-block:: console - --vdev=dlb1_event,atm_inflights=64 + --allow ea:00.0,atm_inflights=64 QID Depth Threshold ~~~~~~~~~~~~~~~~~~~ @@ -363,9 +363,9 @@ shown below. .. code-block:: console - --vdev=dlb2_event,qid_depth_thresh=all: - --vdev=dlb2_event,qid_depth_thresh=qidA-qidB: - --vdev=dlb2_event,qid_depth_thresh=qid: + --allow ea:00.0,qid_depth_thresh=all: + --allow ea:00.0,qid_depth_thresh=qidA-qidB: + --allow ea:00.0,qid_depth_thresh=qid: Class of service ~~~~~~~~~~~~~~~~ @@ -387,4 +387,4 @@ Class of service can be specified in the devargs, as follows .. code-block:: console - --vdev=dlb2_event,cos=<0..4> + --allow ea:00.0,cos=<0..4> -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2021-06-12 06:54:01.062347600 +0800 +++ 0179-doc-fix-runtime-options-in-DLB2-guide.patch 2021-06-12 06:53:56.710000000 +0800 @@ -1 +1 @@ -From 9e35ae0700d5a16fa949fe64c6853043a76a675e Mon Sep 17 00:00:00 2001 +From bd41e2bc99d68b7f5eb777d9a33d90c74ff50c9e Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Luca Boccassi + +[ upstream commit 9e35ae0700d5a16fa949fe64c6853043a76a675e ] @@ -14 +16,0 @@ -Cc: stable@dpdk.org @@ -23 +25 @@ -index c60c454d6b..99ea8418a5 100644 +index 6ba67f278c..1223219cf7 100644 @@ -26 +28 @@ -@@ -152,19 +152,19 @@ These pools' sizes are controlled by the nb_events_limit field in struct +@@ -179,19 +179,19 @@ pools' sizes are controlled by the nb_events_limit field in struct @@ -35 +37 @@ -- --vdev=dlb2_event,num_dir_credits= +- --vdev=dlb1_event,num_dir_credits= @@ -45 +47 @@ -- --vdev=dlb2_event,max_num_events= +- --vdev=dlb1_event,max_num_events= @@ -49,2 +51,2 @@ - credits. If multiple DLB-based applications are being used, it may be desirable -@@ -315,11 +315,11 @@ buffer space (e.g. if not all queues are used, or aren't used for atomic + credits. If multiple DLB2-based applications are being used, it may be desirable +@@ -336,11 +336,11 @@ buffer space (e.g. if not all queues are used, or aren't used for atomic @@ -59 +61 @@ -- --vdev=dlb2_event,atm_inflights=64 +- --vdev=dlb1_event,atm_inflights=64 @@ -64 +66 @@ -@@ -342,9 +342,9 @@ shown below. +@@ -363,9 +363,9 @@ shown below. @@ -77 +79 @@ -@@ -366,4 +366,4 @@ Class of service can be specified in the devargs, as follows +@@ -387,4 +387,4 @@ Class of service can be specified in the devargs, as follows