From: Kevin Traynor <ktraynor@redhat.com>
To: Qi Zhang <qi.z.zhang@intel.com>
Cc: Jacob Keller <jacob.e.keller@intel.com>,
Qiming Yang <qiming.yang@intel.com>,
dpdk stable <stable@dpdk.org>
Subject: patch 'net/ice/base: fix division during E822 PTP init' has been queued to stable release 21.11.3
Date: Tue, 25 Oct 2022 16:06:44 +0100 [thread overview]
Message-ID: <20221025150734.142189-49-ktraynor@redhat.com> (raw)
In-Reply-To: <20221025150734.142189-1-ktraynor@redhat.com>
Hi,
FYI, your patch has been queued to stable release 21.11.3
Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet.
It will be pushed if I get no objections before 11/01/22. So please
shout if anyone has objections.
Also note that after the patch there's a diff of the upstream commit vs the
patch applied to the branch. This will indicate if there was any rebasing
needed to apply to the stable branch. If there were code changes for rebasing
(ie: not only metadata diffs), please double check that the rebase was
correctly done.
Queued patches are on a temporary branch at:
https://github.com/kevintraynor/dpdk-stable
This queued commit can be viewed at:
https://github.com/kevintraynor/dpdk-stable/commit/14ed431e0817166809096e4004a29c3cbcf89b0f
Thanks.
Kevin
---
From 14ed431e0817166809096e4004a29c3cbcf89b0f Mon Sep 17 00:00:00 2001
From: Qi Zhang <qi.z.zhang@intel.com>
Date: Mon, 15 Aug 2022 03:31:01 -0400
Subject: [PATCH] net/ice/base: fix division during E822 PTP init
[ upstream commit 4e1d404e03da1b73c69d8aedc77d810af2e5d6fb ]
When initializing the device hardware for PTP, the E822 devices
requirea number of values to be calculated and programmed to
hardware.These values are calculated using unsigned 64-bit
division.
The DIV_64BIT macro currently translates into a specific Linux
functionthat triggers a *signed* division. This produces incorrect
results when operating on a dividend larger than an s64. The
division calculation effectively overflows and results in totally
unexpected behavior.
In this case, the UIX value for 10Gb/40Gb link speeds are calculated
incorrectly. This ultimately cascades into a failure of the Tx
timestamps. Specifically, the reported Tx timestamps become wildly
inaccurate and not representing nominal time.
The root cause of this bug is the assumption that DIV_64BIT can
correctly handle both signed and unsigned division. In fact the
entire reason we need this is because the Linux kernel compilation
target does not provide native 64 bit division ops, and requires
explicit use of kernel functions which explicitly do either signed
or unsigned division.
To correctly solve this, introduce new functions, DIV_U64 and
DIV_S64 which are specifically intended for signed or unsigned
division. To help catch issues, use static inline functions so
that we get strict type checking.
Fixes: 97f4f78bbd9f ("net/ice/base: add functions for device clock control")
Signed-off-by: Jacob Keller <jacob.e.keller@intel.com>
Signed-off-by: Qi Zhang <qi.z.zhang@intel.com>
Acked-by: Qiming Yang <qiming.yang@intel.com>
---
drivers/net/ice/base/ice_ptp_hw.c | 56 +++++++++++++++----------------
drivers/net/ice/base/ice_sched.c | 24 ++++++-------
drivers/net/ice/base/ice_type.h | 30 +++++++++++++++--
3 files changed, 68 insertions(+), 42 deletions(-)
diff --git a/drivers/net/ice/base/ice_ptp_hw.c b/drivers/net/ice/base/ice_ptp_hw.c
index 7e797c9511..3a47f8cebe 100644
--- a/drivers/net/ice/base/ice_ptp_hw.c
+++ b/drivers/net/ice/base/ice_ptp_hw.c
@@ -1635,5 +1635,5 @@ static enum ice_status ice_phy_cfg_uix_e822(struct ice_hw *hw, u8 port)
/* Program the 10Gb/40Gb conversion ratio */
- uix = DIV_64BIT(tu_per_sec * LINE_UI_10G_40G, 390625000);
+ uix = DIV_U64(tu_per_sec * LINE_UI_10G_40G, 390625000);
status = ice_write_64b_phy_reg_e822(hw, port, P_REG_UIX66_10G_40G_L,
@@ -1646,5 +1646,5 @@ static enum ice_status ice_phy_cfg_uix_e822(struct ice_hw *hw, u8 port)
/* Program the 25Gb/100Gb conversion ratio */
- uix = DIV_64BIT(tu_per_sec * LINE_UI_25G_100G, 390625000);
+ uix = DIV_U64(tu_per_sec * LINE_UI_25G_100G, 390625000);
status = ice_write_64b_phy_reg_e822(hw, port, P_REG_UIX66_25G_100G_L,
@@ -1728,6 +1728,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_PAR_TX_TUS */
if (e822_vernier[link_spd].tx_par_clk)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].tx_par_clk);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].tx_par_clk);
else
phy_tus = 0;
@@ -1740,6 +1740,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_PAR_RX_TUS */
if (e822_vernier[link_spd].rx_par_clk)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].rx_par_clk);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].rx_par_clk);
else
phy_tus = 0;
@@ -1752,6 +1752,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_PCS_TX_TUS */
if (e822_vernier[link_spd].tx_pcs_clk)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].tx_pcs_clk);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].tx_pcs_clk);
else
phy_tus = 0;
@@ -1764,6 +1764,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_PCS_RX_TUS */
if (e822_vernier[link_spd].rx_pcs_clk)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].rx_pcs_clk);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].rx_pcs_clk);
else
phy_tus = 0;
@@ -1776,6 +1776,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_DESK_PAR_TX_TUS */
if (e822_vernier[link_spd].tx_desk_rsgb_par)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].tx_desk_rsgb_par);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].tx_desk_rsgb_par);
else
phy_tus = 0;
@@ -1788,6 +1788,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_DESK_PAR_RX_TUS */
if (e822_vernier[link_spd].rx_desk_rsgb_par)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].rx_desk_rsgb_par);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].rx_desk_rsgb_par);
else
phy_tus = 0;
@@ -1800,6 +1800,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_DESK_PCS_TX_TUS */
if (e822_vernier[link_spd].tx_desk_rsgb_pcs)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].tx_desk_rsgb_pcs);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].tx_desk_rsgb_pcs);
else
phy_tus = 0;
@@ -1812,6 +1812,6 @@ static enum ice_status ice_phy_cfg_parpcs_e822(struct ice_hw *hw, u8 port)
/* P_REG_DESK_PCS_RX_TUS */
if (e822_vernier[link_spd].rx_desk_rsgb_pcs)
- phy_tus = DIV_64BIT(tu_per_sec,
- e822_vernier[link_spd].rx_desk_rsgb_pcs);
+ phy_tus = DIV_U64(tu_per_sec,
+ e822_vernier[link_spd].rx_desk_rsgb_pcs);
else
phy_tus = 0;
@@ -1845,7 +1845,7 @@ ice_calc_fixed_tx_offset_e822(struct ice_hw *hw, enum ice_ptp_link_spd link_spd)
* divisions by 1e4 first then by 1e7.
*/
- fixed_offset = DIV_64BIT(tu_per_sec, 10000);
+ fixed_offset = DIV_U64(tu_per_sec, 10000);
fixed_offset *= e822_vernier[link_spd].tx_fixed_delay;
- fixed_offset = DIV_64BIT(fixed_offset, 10000000);
+ fixed_offset = DIV_U64(fixed_offset, 10000000);
return fixed_offset;
@@ -2075,7 +2075,7 @@ ice_phy_calc_pmd_adj_e822(struct ice_hw *hw, u8 port,
* speed pmd_adj_divisor value.
*/
- adj = DIV_64BIT(tu_per_sec, 125);
+ adj = DIV_U64(tu_per_sec, 125);
adj *= mult;
- adj = DIV_64BIT(adj, pmd_adj_divisor);
+ adj = DIV_U64(adj, pmd_adj_divisor);
/* Finally, for 25G-RS and 50G-RS, a further adjustment for the Rx
@@ -2098,7 +2098,7 @@ ice_phy_calc_pmd_adj_e822(struct ice_hw *hw, u8 port,
mult = (4 - rx_cycle) * 40;
- cycle_adj = DIV_64BIT(tu_per_sec, 125);
+ cycle_adj = DIV_U64(tu_per_sec, 125);
cycle_adj *= mult;
- cycle_adj = DIV_64BIT(cycle_adj, pmd_adj_divisor);
+ cycle_adj = DIV_U64(cycle_adj, pmd_adj_divisor);
adj += cycle_adj;
@@ -2120,7 +2120,7 @@ ice_phy_calc_pmd_adj_e822(struct ice_hw *hw, u8 port,
mult = rx_cycle * 40;
- cycle_adj = DIV_64BIT(tu_per_sec, 125);
+ cycle_adj = DIV_U64(tu_per_sec, 125);
cycle_adj *= mult;
- cycle_adj = DIV_64BIT(cycle_adj, pmd_adj_divisor);
+ cycle_adj = DIV_U64(cycle_adj, pmd_adj_divisor);
adj += cycle_adj;
@@ -2158,7 +2158,7 @@ ice_calc_fixed_rx_offset_e822(struct ice_hw *hw, enum ice_ptp_link_spd link_spd)
* divisions by 1e4 first then by 1e7.
*/
- fixed_offset = DIV_64BIT(tu_per_sec, 10000);
+ fixed_offset = DIV_U64(tu_per_sec, 10000);
fixed_offset *= e822_vernier[link_spd].rx_fixed_delay;
- fixed_offset = DIV_64BIT(fixed_offset, 10000000);
+ fixed_offset = DIV_U64(fixed_offset, 10000000);
return fixed_offset;
diff --git a/drivers/net/ice/base/ice_sched.c b/drivers/net/ice/base/ice_sched.c
index e697c579be..0841ec8c5b 100644
--- a/drivers/net/ice/base/ice_sched.c
+++ b/drivers/net/ice/base/ice_sched.c
@@ -3831,6 +3831,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
/* Get the wakeup integer value */
- bytes_per_sec = DIV_64BIT(((s64)bw * 1000), BITS_PER_BYTE);
- wakeup_int = DIV_64BIT(hw->psm_clk_freq, bytes_per_sec);
+ bytes_per_sec = DIV_S64((s64)bw * 1000, BITS_PER_BYTE);
+ wakeup_int = DIV_S64(hw->psm_clk_freq, bytes_per_sec);
if (wakeup_int > 63) {
wakeup = (u16)((1 << 15) | wakeup_int);
@@ -3840,6 +3840,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
*/
wakeup_b = (s64)ICE_RL_PROF_MULTIPLIER * wakeup_int;
- wakeup_a = DIV_64BIT((s64)ICE_RL_PROF_MULTIPLIER *
- hw->psm_clk_freq, bytes_per_sec);
+ wakeup_a = DIV_S64((s64)ICE_RL_PROF_MULTIPLIER *
+ hw->psm_clk_freq, bytes_per_sec);
/* Get Fraction value */
@@ -3847,9 +3847,9 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
/* Round up the Fractional value via Ceil(Fractional value) */
- if (wakeup_f > DIV_64BIT(ICE_RL_PROF_MULTIPLIER, 2))
+ if (wakeup_f > DIV_S64(ICE_RL_PROF_MULTIPLIER, 2))
wakeup_f += 1;
- wakeup_f_int = (s32)DIV_64BIT(wakeup_f * ICE_RL_PROF_FRACTION,
- ICE_RL_PROF_MULTIPLIER);
+ wakeup_f_int = (s32)DIV_S64(wakeup_f * ICE_RL_PROF_FRACTION,
+ ICE_RL_PROF_MULTIPLIER);
wakeup |= (u16)(wakeup_int << 9);
wakeup |= (u16)(0x1ff & wakeup_f_int);
@@ -3883,5 +3883,5 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
/* Bytes per second from Kbps */
- bytes_per_sec = DIV_64BIT(((s64)bw * 1000), BITS_PER_BYTE);
+ bytes_per_sec = DIV_S64((s64)bw * 1000, BITS_PER_BYTE);
/* encode is 6 bits but really useful are 5 bits */
@@ -3889,12 +3889,12 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
u64 pow_result = BIT_ULL(i);
- ts_rate = DIV_64BIT((s64)hw->psm_clk_freq,
- pow_result * ICE_RL_PROF_TS_MULTIPLIER);
+ ts_rate = DIV_S64((s64)hw->psm_clk_freq,
+ pow_result * ICE_RL_PROF_TS_MULTIPLIER);
if (ts_rate <= 0)
continue;
/* Multiplier value */
- mv_tmp = DIV_64BIT(bytes_per_sec * ICE_RL_PROF_MULTIPLIER,
- ts_rate);
+ mv_tmp = DIV_S64(bytes_per_sec * ICE_RL_PROF_MULTIPLIER,
+ ts_rate);
/* Round to the nearest ICE_RL_PROF_MULTIPLIER */
diff --git a/drivers/net/ice/base/ice_type.h b/drivers/net/ice/base/ice_type.h
index d81984633a..ad0d72ac15 100644
--- a/drivers/net/ice/base/ice_type.h
+++ b/drivers/net/ice/base/ice_type.h
@@ -88,9 +88,35 @@ static inline bool ice_is_tc_ena(ice_bitmap_t bitmap, u8 tc)
}
-#define DIV_64BIT(n, d) ((n) / (d))
+/**
+ * DIV_S64 - Divide signed 64-bit value with signed 64-bit divisor
+ * @dividend: value to divide
+ * @divisor: value to divide by
+ *
+ * Use DIV_S64 for any 64-bit divide which operates on signed 64-bit dividends.
+ * Do not use this for unsigned 64-bit dividends as it will not produce
+ * correct results if the dividend is larger than S64_MAX.
+ */
+static inline s64 DIV_S64(s64 dividend, s64 divisor)
+{
+ return dividend / divisor;
+}
+
+/**
+ * DIV_U64 - Divide unsigned 64-bit value by unsigned 64-bit divisor
+ * @dividend: value to divide
+ * @divisor: value to divide by
+ *
+ * Use DIV_U64 for any 64-bit divide which operates on unsigned 64-bit
+ * dividends. Do not use this for signed 64-bit dividends as it will not
+ * handle negative values correctly.
+ */
+static inline u64 DIV_U64(u64 dividend, u64 divisor)
+{
+ return dividend / divisor;
+}
static inline u64 round_up_64bit(u64 a, u32 b)
{
- return DIV_64BIT(((a) + (b) / 2), (b));
+ return DIV_U64(((a) + (b) / 2), (b));
}
--
2.37.3
---
Diff of the applied patch vs upstream commit (please double-check if non-empty:
---
--- - 2022-10-25 14:18:59.639925645 +0100
+++ 0049-net-ice-base-fix-division-during-E822-PTP-init.patch 2022-10-25 14:18:58.417798113 +0100
@@ -1 +1 @@
-From 4e1d404e03da1b73c69d8aedc77d810af2e5d6fb Mon Sep 17 00:00:00 2001
+From 14ed431e0817166809096e4004a29c3cbcf89b0f Mon Sep 17 00:00:00 2001
@@ -5,0 +6,2 @@
+[ upstream commit 4e1d404e03da1b73c69d8aedc77d810af2e5d6fb ]
+
@@ -35 +36,0 @@
-Cc: stable@dpdk.org
@@ -47 +48 @@
-index 632a3f5bae..76119364e4 100644
+index 7e797c9511..3a47f8cebe 100644
@@ -187 +188 @@
-index 1b060d3567..71b5677f43 100644
+index e697c579be..0841ec8c5b 100644
@@ -190 +191 @@
-@@ -3917,6 +3917,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
+@@ -3831,6 +3831,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
@@ -199 +200 @@
-@@ -3926,6 +3926,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
+@@ -3840,6 +3840,6 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
@@ -208 +209 @@
-@@ -3933,9 +3933,9 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
+@@ -3847,9 +3847,9 @@ static u16 ice_sched_calc_wakeup(struct ice_hw *hw, s32 bw)
@@ -221 +222 @@
-@@ -3969,5 +3969,5 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
+@@ -3883,5 +3883,5 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
@@ -228 +229 @@
-@@ -3975,12 +3975,12 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
+@@ -3889,12 +3889,12 @@ ice_sched_bw_to_rl_profile(struct ice_hw *hw, u32 bw,
@@ -246 +247 @@
-index d4d0cab089..3da3de38af 100644
+index d81984633a..ad0d72ac15 100644
next prev parent reply other threads:[~2022-10-25 15:09 UTC|newest]
Thread overview: 101+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-25 15:05 patch 'build: enable developer mode for all working trees' " Kevin Traynor
2022-10-25 15:05 ` patch 'net: accept unaligned data in checksum routines' " Kevin Traynor
2022-10-25 15:05 ` patch 'eal: fix side effect in some pointer arithmetic macros' " Kevin Traynor
2022-10-25 15:05 ` patch 'app/testpmd: restore ixgbe bypass commands' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/bonding: fix array overflow in Rx burst' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/bonding: fix double slave link status query' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/failsafe: fix interrupt handle leak' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/nfp: compose firmware file name with new hwinfo' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: fix scattered Rx' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: fix mbuf lengths in " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: fix length of each segment " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: fix checksum and RSS " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: optimise " Kevin Traynor
2022-10-25 15:06 ` patch 'net/axgbe: remove freeing buffer in " Kevin Traynor
2022-10-25 15:06 ` patch 'net/nfp: improve HW info header log readability' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/txgbe: fix IPv6 flow rule' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/txgbe: remove semaphore between SW/FW' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/txgbe: rename some extended statistics' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ngbe: " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ngbe: remove semaphore between SW/FW' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ngbe: fix maximum frame size' " Kevin Traynor
2022-10-25 15:06 ` patch 'common/cnxk: fix log level during MCAM allocation' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/mvneta: fix build with GCC 12' " Kevin Traynor
2022-10-25 15:06 ` patch 'common/cnxk: fix missing flow counter reset' " Kevin Traynor
2022-10-25 15:06 ` patch 'common/cnxk: fix printing disabled MKEX registers' " Kevin Traynor
2022-10-25 15:06 ` patch 'malloc: fix storage size for some allocations' " Kevin Traynor
2022-10-25 15:06 ` patch 'event/dsw: fix flow migration' " Kevin Traynor
2022-10-25 15:06 ` patch 'event/sw: fix device name in dump' " Kevin Traynor
2022-10-25 15:06 ` patch 'eventdev/eth_tx: add spinlock for adapter start/stop' " Kevin Traynor
2022-10-25 15:06 ` patch 'eventdev/eth_tx: fix adapter stop' " Kevin Traynor
2022-10-25 15:06 ` patch 'test/ipsec: skip if no compatible device' " Kevin Traynor
2022-10-25 15:06 ` patch 'examples/ipsec-secgw: use Tx checksum offload conditionally' " Kevin Traynor
2022-10-25 15:06 ` patch 'test/crypto: fix debug messages' " Kevin Traynor
2022-10-25 15:06 ` patch 'common/qat: fix VF to PF answer' " Kevin Traynor
2022-10-25 15:06 ` patch 'test/ipsec: fix build with GCC 12' " Kevin Traynor
2022-10-25 15:06 ` patch 'ipsec: " Kevin Traynor
2022-10-25 15:06 ` patch 'crypto/qat: " Kevin Traynor
2022-10-25 15:06 ` patch 'cryptodev: fix missing SHA3 algorithm strings' " Kevin Traynor
2022-10-25 15:06 ` patch 'eventdev: fix name of Rx conf type in documentation' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/i40e: fix VF representor release' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice: fix RSS hash update' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix inner symmetric RSS hash in raw flow' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix L3 checksum Tx offload flag' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix VLAN insertion' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix pattern check for flow director parser' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix Tx done descriptors cleanup' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: update IPsec ESN values when updating session' " Kevin Traynor
2022-10-25 15:06 ` patch 'common/iavf: avoid copy in async mode' " Kevin Traynor
2022-10-25 15:06 ` Kevin Traynor [this message]
2022-10-25 15:06 ` patch 'net/ice/base: fix 100M speed capability' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix DSCP PFC TLV creation' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix media type of PHY 10G SFI C2C' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix function descriptions for parser' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix endian format' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix array overflow in add switch recipe' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix bit finding range over ptype bitmap' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix add MAC rule' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix double VLAN in promiscuous mode' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: ignore promiscuous already exist' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/ice/base: fix input set of GTPoGRE' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix processing VLAN TCI in SSE path' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/iavf: fix outer checksum flags' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/virtio: fix crash when configured twice' " Kevin Traynor
2022-10-25 15:06 ` patch 'net/mlx4: fix Verbs FD leak in secondary process' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix check for orphan wait descriptor' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix single not inline packet storing' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix inline length exceeding descriptor limit' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix Tx check for hardware descriptor length' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix modify action with tunnel decapsulation' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/mlx5: fix meter profile delete after disable' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/iavf: check illegal packet sizes' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/ice: " Kevin Traynor
2022-10-25 15:07 ` patch 'net/cnxk: fix DF bit in vector mode' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/axgbe: reset end of packet in scattered Rx' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/axgbe: clear buffer on scattered Rx chaining failure' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/axgbe: save segment data in scattered Rx' " Kevin Traynor
2022-10-25 15:07 ` patch 'common/sfc_efx/base: fix maximum Tx data count' " Kevin Traynor
2022-10-25 15:07 ` patch 'event/cnxk: fix missing xstats operations' " Kevin Traynor
2022-10-25 15:07 ` patch 'cryptodev: fix unduly newlines in logs' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/bnxt: fix null pointer dereference in LED config' " Kevin Traynor
2022-11-17 9:05 ` 答复: " Mao,Yingming
2022-11-17 10:08 ` Kevin Traynor
2022-10-25 15:07 ` patch 'net/bnxt: fix error code during MTU change' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/bnxt: remove unnecessary check' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/bnxt: fix representor info freeing' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/bnxt: fix build with GCC 13' " Kevin Traynor
2022-10-25 15:07 ` patch 'mem: fix API doc about allocation on secondary processes' " Kevin Traynor
2022-10-25 15:07 ` patch 'examples/vm_power_manager: use safe list iterator' " Kevin Traynor
2022-10-25 15:07 ` patch 'timer: fix stopping all timers' " Kevin Traynor
2022-10-25 15:07 ` patch 'vhost: fix build with GCC 12' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/i40e: fix build with MinGW " Kevin Traynor
2022-10-25 15:07 ` patch 'net/qede/base: fix 32-bit build with " Kevin Traynor
2022-10-25 15:07 ` patch 'net/tap: fix overflow of network interface index' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/memif: fix crash with different number of Rx/Tx queues' " Kevin Traynor
2022-10-25 15:07 ` patch 'common/sfc_efx/base: remove VQ index check during VQ start' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/hns3: fix Rx with PTP' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/hns3: fix crash in SVE Tx' " Kevin Traynor
2022-10-25 15:07 ` patch 'net/hns3: fix next-to-use overflow " Kevin Traynor
2022-10-25 15:07 ` patch 'net/hns3: fix next-to-use overflow in simple " Kevin Traynor
2022-10-25 15:07 ` patch 'net/hns3: fix crash when secondary process access FW' " Kevin Traynor
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221025150734.142189-49-ktraynor@redhat.com \
--to=ktraynor@redhat.com \
--cc=jacob.e.keller@intel.com \
--cc=qi.z.zhang@intel.com \
--cc=qiming.yang@intel.com \
--cc=stable@dpdk.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).