From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 23989431D5 for ; Sun, 22 Oct 2023 16:23:58 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1CBB6402C0; Sun, 22 Oct 2023 16:23:58 +0200 (CEST) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2066.outbound.protection.outlook.com [40.107.223.66]) by mails.dpdk.org (Postfix) with ESMTP id 939324027E for ; Sun, 22 Oct 2023 16:23:56 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SNh/j2ZScEIst/9Y+jCl4G2oOP91Inl5NRbOgcNAUjKQFblO8CReuicjm3z6Rts0pn/9wCf/+URa8zZWE0UGAQnCZNSdJNuXnVvbB1GagwnwqZinfiVqKjsScxPX7GyaY00b+2rfqCugNOwTv62fM/P0ZLLt/8RLsMcPfXZOYqtfD6IU+ry3fYleU+aXST1XYhwasKb4lBV8zQ8S2DIBYuYCHVurn/7BUdL4Q3/+NV+TnIMZKG+q55mekH4niXCo6f1aIbSC+Me839/xG4fakBmH/RuNw4iSjDJEpH3WTF2MG8cLR9vQhFsD+zUCgM6cIyLpharpVutqFsnRQsGxKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=V4MinVoPmPVtuuDSnuPCPnQr5YSH4+InH7WO0DKp1qY=; b=GVPxgCzvfaEnhaVIp8DEOctaBqnQb8bY1gI1XOrP5MSFor7nsY+VLjR+78zJzWYxPO5jVTKp8JP2f2119o1YcZbiH1j4OmX/Sqz4NbkH+zrTVkeNQFfg03V3Bm1u6Upf5Now4UWGlygnNUvPH8K7N1ODfkrnADpdJRI2syiuTWnEK/hh02Y6FPtGK8RreMkQeQpMjjtiL2PpKI+hybpT1p4vwPryJ2GofGsQRNP8+tRFJuCkloWnQrgamWHqYLqJwnGxs5ZBM2l0l/WSrrfhgTOmtGrGsDx0WIIMfJpiOLBCSNns6S/ht4mqDZoc4ijAey1PC/WOoQ7/XDbNr0jlWA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=corigine.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=V4MinVoPmPVtuuDSnuPCPnQr5YSH4+InH7WO0DKp1qY=; b=D2Ax5RTyEwKn1XQRPOfCAaKFEdrSEaknU7Xf9IFyi8pf43dwesmFejUxcvLNLRPBR8kRVhOEAa2/HF4CLeQNZSJfiJxcdiQYOPtErPTwrWn4YzEEk2t+igrnQjumlckJNBwlTZ0FkTdRXvWBcT3Bh4k2bY3iIiZLS9QZozVX5kF/0wupyFl5qmtD9wB0L/LnUYaVrntoFFDENYmHYldALU9GzoTaT1AxOGI/Z+nEjkw+O7J58G1vAr414cdakpn6jw18bzPYDgohHf0Bpkob91kFdYysXK0OYZO1XhRzcDI7KM+gzW/nOUJXk5YO0iEyU2vnhnsuWoQj3KIIu+eSTw== Received: from CH0PR13CA0010.namprd13.prod.outlook.com (2603:10b6:610:b1::15) by IA0PR12MB8253.namprd12.prod.outlook.com (2603:10b6:208:402::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.29; Sun, 22 Oct 2023 14:23:53 +0000 Received: from CO1PEPF000044EE.namprd05.prod.outlook.com (2603:10b6:610:b1:cafe::1d) by CH0PR13CA0010.outlook.office365.com (2603:10b6:610:b1::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.15 via Frontend Transport; Sun, 22 Oct 2023 14:23:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1PEPF000044EE.mail.protection.outlook.com (10.167.241.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.15 via Frontend Transport; Sun, 22 Oct 2023 14:23:52 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 22 Oct 2023 07:23:42 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 22 Oct 2023 07:23:40 -0700 From: Xueming Li To: Long Wu CC: Ferruh Yigit , dpdk stable Subject: patch 'net/nfp: fix control message packets' has been queued to stable release 22.11.4 Date: Sun, 22 Oct 2023 22:20:38 +0800 Message-ID: <20231022142250.10324-10-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231022142250.10324-1-xuemingl@nvidia.com> References: <20231022142250.10324-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000044EE:EE_|IA0PR12MB8253:EE_ X-MS-Office365-Filtering-Correlation-Id: 4374f6ef-2cf7-4ac2-d27d-08dbd30a847e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: cqTdca0EO9EXO7kS9ym3i3WSlyPtSQEqiw9QkBXL+oERbD/5FQl0ywSv1QBnK8KiqXhaucGKDBjTfKafxn2NIm0YVacsf/oBvc31zZFeG2etEGPiwcMXahmYDY48lEjejdpyHb86Bx83k8AJ0juvEby7av3BcDD9d/dsHK2PSrPBnI6sxSFkhHsnPbCgWZ6JyjkGMdRam7eUTBV6oa8cE+mSyn8JW/Onlhrt14mN1XnkBXyVgQpSE39PJj+cIhjB9O8sb2E1KRBeX80ljg7NmkfTIzVVy5ZXiJ1uldHWkAmcEkPj4kz9wRx+IwysfOZRyHWhs4seboo6mxW9nc9ndvxokHB4bcFhwQGRB6JTshf9vQUZRzAMFKHgBtTlrJcteb9bL24dTcMsLfHialIT7bpZPyOrm7aD36DKQx6Aj68+VUI8se/9Ec/wlADxAp8nQdJwIKWKXEZUDyxhWuE7GTJDSsyxdVjbhWqbrbIbfQ+CkXlSwLE4LG7vJe6ja37fmJ7Wner0RmgzEN9w/j80cTLBMT42t28d4E7JlSa4x0RZvaSnitPwNmYwmsVwKUqQ25qB6wmjp4IKmsGf4wZRyz9HG+VKMsEehVBRoNE+vsLc08C78bpavSqJSrNyGtx5ibJdC7L/CmpIX1WJasv//mxYAJy62qIeGr3hLdpHeeNZL2xc4t/uxR9SMAMTeSor/kICBpr02xveJKOvKDNe+jyrCS9IlbynmwncW4nhFcTUCOxzCG9o9m2YMw7pm/0AAVRYhqdr/FmL+KKpX9vXFgNw45F31OGwx33BZDpClwg= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(376002)(346002)(396003)(136003)(39860400002)(230922051799003)(1800799009)(64100799003)(82310400011)(186009)(451199024)(36840700001)(46966006)(40470700004)(40460700003)(55016003)(16526019)(2616005)(1076003)(26005)(6286002)(336012)(426003)(7696005)(53546011)(36860700001)(83380400001)(47076005)(41300700001)(5660300002)(4326008)(8676002)(15650500001)(2906002)(8936002)(4001150100001)(966005)(478600001)(70206006)(70586007)(316002)(6916009)(54906003)(356005)(82740400003)(7636003)(86362001)(40480700001)(36756003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Oct 2023 14:23:52.7532 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4374f6ef-2cf7-4ac2-d27d-08dbd30a847e X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000044EE.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA0PR12MB8253 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 22.11.4 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 11/15/23. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=22.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=22.11-staging&id=ce57bf585c8cbc35f56396a0249d4d259f4733a8 Thanks. Xueming Li --- >From ce57bf585c8cbc35f56396a0249d4d259f4733a8 Mon Sep 17 00:00:00 2001 From: Long Wu Date: Thu, 13 Jul 2023 11:02:17 +0800 Subject: [PATCH] net/nfp: fix control message packets Cc: Xueming Li [ upstream commit 9dded5bc59acc33c56c7259ec4f482da9f5cec5e ] If we add two cards that uses flower firmware into one dpdk-testpmd, NFP PMD will printf error log. The reason is that the second card uses the control VNIC Rx queue of the first card. Because rte_eth_dma_zone_reserve() will reserve new DMA zone if DMA zone's name is unique. But if there is already a zone with the same name, rte_eth_dma_zone_reserve() will return the pointer of the previously DMA zone. We try to reserve DMA zone for each card but we use the same name to reserve. We use the PCI address to give control VNIC a unique ring name to avoid the above situation and let each NIC's ring have its own DMA zone. Fixes: 945441ebdb9c ("net/nfp: add flower ctrl VNIC") Signed-off-by: Long Wu Acked-by: Ferruh Yigit --- drivers/net/nfp/flower/nfp_flower.c | 32 +++++++++++++++++++++-------- 1 file changed, 23 insertions(+), 9 deletions(-) diff --git a/drivers/net/nfp/flower/nfp_flower.c b/drivers/net/nfp/flower/nfp_flower.c index 0661c38f08..c14a481a81 100644 --- a/drivers/net/nfp/flower/nfp_flower.c +++ b/drivers/net/nfp/flower/nfp_flower.c @@ -690,6 +690,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) int ret = 0; uint16_t n_txq; uint16_t n_rxq; + const char *pci_name; unsigned int numa_node; struct rte_mempool *mp; struct nfp_net_rxq *rxq; @@ -698,6 +699,8 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) struct rte_eth_dev *eth_dev; const struct rte_memzone *tz; struct nfp_app_fw_flower *app_fw_flower; + char ctrl_rxring_name[RTE_MEMZONE_NAMESIZE]; + char ctrl_txring_name[RTE_MEMZONE_NAMESIZE]; char ctrl_pktmbuf_pool_name[RTE_MEMZONE_NAMESIZE]; /* Set up some pointers here for ease of use */ @@ -730,10 +733,12 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) goto eth_dev_cleanup; } + pci_name = strchr(pf_dev->pci_dev->name, ':') + 1; + /* Create a mbuf pool for the ctrl vNIC */ numa_node = rte_socket_id(); snprintf(ctrl_pktmbuf_pool_name, sizeof(ctrl_pktmbuf_pool_name), - "%s_ctrlmp", pf_dev->pci_dev->device.name); + "%s_ctrlmp", pci_name); app_fw_flower->ctrl_pktmbuf_pool = rte_pktmbuf_pool_create(ctrl_pktmbuf_pool_name, 4 * CTRL_VNIC_NB_DESC, 64, 0, 9216, numa_node); @@ -772,6 +777,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) eth_dev->data->nb_rx_queues = n_txq; eth_dev->data->dev_private = hw; + snprintf(ctrl_rxring_name, sizeof(ctrl_rxring_name), "%s_ctrx_ring", pci_name); /* Set up the Rx queues */ for (i = 0; i < n_rxq; i++) { rxq = rte_zmalloc_socket("ethdev RX queue", @@ -810,7 +816,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) * handle the maximum ring size is allocated in order to allow for * resizing in later calls to the queue setup function. */ - tz = rte_eth_dma_zone_reserve(eth_dev, "ctrl_rx_ring", i, + tz = rte_eth_dma_zone_reserve(eth_dev, ctrl_rxring_name, i, sizeof(struct nfp_net_rx_desc) * NFP_NET_MAX_RX_DESC, NFP_MEMZONE_ALIGN, numa_node); if (tz == NULL) { @@ -829,7 +835,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) sizeof(*rxq->rxbufs) * CTRL_VNIC_NB_DESC, RTE_CACHE_LINE_SIZE, numa_node); if (rxq->rxbufs == NULL) { - rte_eth_dma_zone_free(eth_dev, "ctrl_rx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_rxring_name, i); rte_free(rxq); ret = -ENOMEM; goto rx_queue_setup_cleanup; @@ -847,6 +853,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) nn_cfg_writeb(hw, NFP_NET_CFG_RXR_SZ(i), rte_log2_u32(CTRL_VNIC_NB_DESC)); } + snprintf(ctrl_txring_name, sizeof(ctrl_txring_name), "%s_cttx_ring", pci_name); /* Set up the Tx queues */ for (i = 0; i < n_txq; i++) { txq = rte_zmalloc_socket("ethdev TX queue", @@ -865,7 +872,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) * handle the maximum ring size is allocated in order to allow for * resizing in later calls to the queue setup function. */ - tz = rte_eth_dma_zone_reserve(eth_dev, "ctrl_tx_ring", i, + tz = rte_eth_dma_zone_reserve(eth_dev, ctrl_txring_name, i, sizeof(struct nfp_net_nfd3_tx_desc) * NFP_NET_MAX_TX_DESC, NFP_MEMZONE_ALIGN, numa_node); if (tz == NULL) { @@ -895,7 +902,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) sizeof(*txq->txbufs) * CTRL_VNIC_NB_DESC, RTE_CACHE_LINE_SIZE, numa_node); if (txq->txbufs == NULL) { - rte_eth_dma_zone_free(eth_dev, "ctrl_tx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_txring_name, i); rte_free(txq); ret = -ENOMEM; goto tx_queue_setup_cleanup; @@ -920,7 +927,7 @@ tx_queue_setup_cleanup: txq = eth_dev->data->tx_queues[i]; if (txq != NULL) { rte_free(txq->txbufs); - rte_eth_dma_zone_free(eth_dev, "ctrl_tx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_txring_name, i); rte_free(txq); } } @@ -929,7 +936,7 @@ rx_queue_setup_cleanup: rxq = eth_dev->data->rx_queues[i]; if (rxq != NULL) { rte_free(rxq->rxbufs); - rte_eth_dma_zone_free(eth_dev, "ctrl_rx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_rxring_name, i); rte_free(rxq); } } @@ -950,28 +957,35 @@ static void nfp_flower_cleanup_ctrl_vnic(struct nfp_net_hw *hw) { uint32_t i; + const char *pci_name; struct nfp_net_rxq *rxq; struct nfp_net_txq *txq; struct rte_eth_dev *eth_dev; struct nfp_app_fw_flower *app_fw_flower; + char ctrl_txring_name[RTE_MEMZONE_NAMESIZE]; + char ctrl_rxring_name[RTE_MEMZONE_NAMESIZE]; eth_dev = hw->eth_dev; app_fw_flower = NFP_PRIV_TO_APP_FW_FLOWER(hw->pf_dev->app_fw_priv); + pci_name = strchr(app_fw_flower->pf_hw->pf_dev->pci_dev->name, ':') + 1; + + snprintf(ctrl_txring_name, sizeof(ctrl_txring_name), "%s_cttx_ring", pci_name); for (i = 0; i < hw->max_tx_queues; i++) { txq = eth_dev->data->tx_queues[i]; if (txq != NULL) { rte_free(txq->txbufs); - rte_eth_dma_zone_free(eth_dev, "ctrl_tx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_txring_name, i); rte_free(txq); } } + snprintf(ctrl_rxring_name, sizeof(ctrl_rxring_name), "%s_ctrx_ring", pci_name); for (i = 0; i < hw->max_rx_queues; i++) { rxq = eth_dev->data->rx_queues[i]; if (rxq != NULL) { rte_free(rxq->rxbufs); - rte_eth_dma_zone_free(eth_dev, "ctrl_rx_ring", i); + rte_eth_dma_zone_free(eth_dev, ctrl_rxring_name, i); rte_free(rxq); } } -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2023-10-22 22:17:34.815647400 +0800 +++ 0009-net-nfp-fix-control-message-packets.patch 2023-10-22 22:17:34.136723700 +0800 @@ -1 +1 @@ -From 9dded5bc59acc33c56c7259ec4f482da9f5cec5e Mon Sep 17 00:00:00 2001 +From ce57bf585c8cbc35f56396a0249d4d259f4733a8 Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 9dded5bc59acc33c56c7259ec4f482da9f5cec5e ] @@ -21 +23,0 @@ -Cc: stable@dpdk.org @@ -30 +32 @@ -index bbcfa6e66a..93aa618052 100644 +index 0661c38f08..c14a481a81 100644 @@ -33 +35 @@ -@@ -385,6 +385,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -690,6 +690,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -41 +43 @@ -@@ -393,6 +394,8 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -698,6 +699,8 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -50 +52 @@ -@@ -425,10 +428,12 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -730,10 +733,12 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -59 +61 @@ -- "%s_ctrlmp", (strchr(pf_dev->pci_dev->name, ':') + 1)); +- "%s_ctrlmp", pf_dev->pci_dev->device.name); @@ -64 +66 @@ -@@ -467,6 +472,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -772,6 +777,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -72 +74 @@ -@@ -502,7 +508,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -810,7 +816,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -78,2 +80 @@ - sizeof(struct nfp_net_rx_desc) * - hw->dev_info->max_qc_size, + sizeof(struct nfp_net_rx_desc) * NFP_NET_MAX_RX_DESC, @@ -81 +82,2 @@ -@@ -522,7 +528,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) + if (tz == NULL) { +@@ -829,7 +835,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -90 +92 @@ -@@ -540,6 +546,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -847,6 +853,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -98 +100 @@ -@@ -558,7 +565,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) +@@ -865,7 +872,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -104,2 +106 @@ - sizeof(struct nfp_net_nfd3_tx_desc) * - hw->dev_info->max_qc_size, + sizeof(struct nfp_net_nfd3_tx_desc) * NFP_NET_MAX_TX_DESC, @@ -107 +108,2 @@ -@@ -586,7 +593,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) + if (tz == NULL) { +@@ -895,7 +902,7 @@ nfp_flower_init_ctrl_vnic(struct nfp_net_hw *hw) @@ -116 +118 @@ -@@ -611,7 +618,7 @@ tx_queue_setup_cleanup: +@@ -920,7 +927,7 @@ tx_queue_setup_cleanup: @@ -125 +127 @@ -@@ -620,7 +627,7 @@ rx_queue_setup_cleanup: +@@ -929,7 +936,7 @@ rx_queue_setup_cleanup: @@ -134 +136 @@ -@@ -641,28 +648,35 @@ static void +@@ -950,28 +957,35 @@ static void