From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 89503431D5 for ; Sun, 22 Oct 2023 16:29:32 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 82D1D40E6E; Sun, 22 Oct 2023 16:29:32 +0200 (CEST) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2088.outbound.protection.outlook.com [40.107.93.88]) by mails.dpdk.org (Postfix) with ESMTP id 49F62402C8 for ; Sun, 22 Oct 2023 16:29:30 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RmvnlyOTpchdz4xE9NS+7ffi8DBWcYC+HiTZCr6HKH4HHJTCGA87oEzbYi6CyoPRAIAYpsHhN5Xx0EovxYoO+b7W5+bncVqSQYfWr/NnMw+TgdR7Ahi/XfVPO7RV9X/H7EUyEXcebyAOTrWV9fqFXkv7vV2gZ1YVWn/4iKyaJ2HUcmv9ATKiP9geXDcuS8eXikpeINWZvtcBc0rDJ+dC6Rssc2vRRI46NrssBaTxoTB39T5DU0CAvGIIspdQypi8/vgAfhfuKzILEzZAWx9trzDGWDYhcmgdyCEaQElVWnK4ec+EtiN0kfyBhHqiFquGadCF44mkz9oG5/7TLu5Kzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PCIRjX+heRKRlrZeC06g+YeDxcWLmXlrx+C6tcW/HVs=; b=Zma9j+XyS9VUL8IY3X3kHsOz63W9mSVq+/VsPQ5/0mj1dktLiSJ8zt95WQOSVALkmtpV9tvgiF5RnIAGGoCkaaMUCCmFZefcoSO6tlq1jnlsiVPVgmTbEcs7aOPhhLJR8yBRnSVgn/mLHtK7YUsIqvKcaTaMOHHLFhioL0M3tVdgQWHZvD/vdwWXn54zGPBSx539fwvHbm7NdYKHzC3ag2EOOLITXtsJiMMI+/iA7bDQx3S9/v+Yt1BvpotRZGDp1Q79eE2x+uap3MJtrav5sYDgjUp6BNAqsy5C2kyHc73O+uaatB/r5LwhkgpaGRbB9Aierdi50I+HdkB8Z5Tt/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PCIRjX+heRKRlrZeC06g+YeDxcWLmXlrx+C6tcW/HVs=; b=iYbk43p8JUBgwG88NnOWcFVey8ERYPpr1rCfqDCgkeABYJ/JVZw5SNosOlxUCw3166N/2Wd42R0LYfa/snqdpi5ENW6LJVWBShuAxw54fYQzCwJHSVLgmScRl73tJWhduEoYXsX9yNFVbGeHEX0w7AUa1+buxm4I8UwzEAUY9Xgrh6X+uBylQAqRJcugTMcxgk6yMuGsyOI4mR1BUV49y3WzB245sRtacExO3C3PWI+iEE7hPlQpEjBeoPLiP30ptGJcgLZNVkCiHufQzP8ip6LHaULfB8sm4vDeJRvKgqfFukytkkatLqtJyQM5qEFdCFMyaAvCIDbhfOXzLT5pZQ== Received: from SJ0PR05CA0178.namprd05.prod.outlook.com (2603:10b6:a03:339::33) by DM6PR12MB5518.namprd12.prod.outlook.com (2603:10b6:5:1b9::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.26; Sun, 22 Oct 2023 14:29:28 +0000 Received: from CO1PEPF000044F3.namprd05.prod.outlook.com (2603:10b6:a03:339:cafe::dc) by SJ0PR05CA0178.outlook.office365.com (2603:10b6:a03:339::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.14 via Frontend Transport; Sun, 22 Oct 2023 14:29:28 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1PEPF000044F3.mail.protection.outlook.com (10.167.241.73) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.15 via Frontend Transport; Sun, 22 Oct 2023 14:29:28 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 22 Oct 2023 07:29:19 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 22 Oct 2023 07:29:18 -0700 From: Xueming Li To: Ashwin Sekhar T K CC: Nithin Dabilpuram , dpdk stable Subject: patch 'common/cnxk: fix aura disable handling' has been queued to stable release 22.11.4 Date: Sun, 22 Oct 2023 22:21:43 +0800 Message-ID: <20231022142250.10324-75-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231022142250.10324-1-xuemingl@nvidia.com> References: <20231022142250.10324-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000044F3:EE_|DM6PR12MB5518:EE_ X-MS-Office365-Filtering-Correlation-Id: f9ca9324-2096-4bad-6bb5-08dbd30b4c58 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: zFCQgMXrnW3gg4EQ2KIdgvoP70BvbnkVRGMRa/ONvIIGMZpcsLKsIne7QXWJYBRTFj199yFW9DhWefHALG55buQFUmygz9wftvn2c8TRtkQCEG2obIpcYcN2DNnaUBqjLMJtsNaSnPC0ZaeRhQ2RIRcjRDbJjExWVkm5MtjYz9X0Eu5jHD1i+yF7pjHdWjWwcBpllEyJAEr1VqKdCTrBB5sd8eRA53ybBC0y/rweS0ejleR34rNGz7pRx6EXQina2x4k/zw1JJVy4ca3/n8KEfepLXADCnoQRUVBkT5Na4WLZTiC2FPFAd8mrFpb0QhCqcQKHhoAreCn6+XnAAqDYXd/F0xKb5qjjKTmHQjLmm7TY1rmdoLDJll+5lloulNKvA0QyoJwmGtxcSziA4Vyl06Oq4H8O+fhcZ1Ua2KEub2YTTIBlTZLYgdP7QinwCS1fAnHxdeV2p28RO2bHY/ktJM2DjuKEoKZnYJ1/QOEXxKQCCaSOwsEXtmh2jOyAex9ymHVC+kKxAlBp6l4SksgKZ5tfDIAOLVWKKNXlfjYy0YWAzaCs6jVBCOA+TtELLgzJHX9Xm4ZsMhB6ksQyNY4ZdNnNoP5mNqbqwACZoA8DOYn6XB4VGlaZAUzUy0vY5Urdinb3dKwGZhLLzmv8oCYmd2yLQkHGW6pgNdrOctEihCpfphYpKnR9xYjyHlewaIsEwfELEjzK56w+eT7zolMuoyGtXfW6LCub7zti3h74V0yXViIHa1fUe8Mwf2eKstVliCy8qVu47XBYIGYgYhNEirCbjimYUa1Gnx1Tbl2Vu0= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(376002)(396003)(39850400004)(136003)(230922051799003)(186009)(64100799003)(1800799009)(451199024)(82310400011)(36840700001)(40470700004)(46966006)(40460700003)(2906002)(55016003)(47076005)(7696005)(36756003)(5660300002)(86362001)(4001150100001)(83380400001)(4326008)(41300700001)(336012)(1076003)(40480700001)(82740400003)(426003)(6286002)(16526019)(356005)(7636003)(2616005)(53546011)(36860700001)(26005)(8676002)(6666004)(8936002)(966005)(478600001)(70586007)(70206006)(6916009)(54906003)(316002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Oct 2023 14:29:28.0927 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f9ca9324-2096-4bad-6bb5-08dbd30b4c58 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000044F3.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB5518 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 22.11.4 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 11/15/23. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=22.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=22.11-staging&id=5dc2babce46dab04e67c6d4ce3ee8dcde0c5aa4c Thanks. Xueming Li --- >From 5dc2babce46dab04e67c6d4ce3ee8dcde0c5aa4c Mon Sep 17 00:00:00 2001 From: Ashwin Sekhar T K Date: Fri, 25 Aug 2023 09:27:21 +0530 Subject: [PATCH] common/cnxk: fix aura disable handling Cc: Xueming Li [ upstream commit b1c7a08b1afc838809ed196c177c5aac0ca63a21 ] As done in FLR, similar to CQ disable, in process of aura disable we need to explicitly clear BP_ENA in order to deassert backpressure if it was earlier asserted. Fixes: f765f5611240 ("common/cnxk: add NPA pool HW operations") Signed-off-by: Nithin Dabilpuram Signed-off-by: Ashwin Sekhar T K --- drivers/common/cnxk/roc_npa.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/common/cnxk/roc_npa.c b/drivers/common/cnxk/roc_npa.c index ee42434c38..ce0b7e8a72 100644 --- a/drivers/common/cnxk/roc_npa.c +++ b/drivers/common/cnxk/roc_npa.c @@ -115,6 +115,8 @@ npa_aura_pool_fini(struct mbox *mbox, uint32_t aura_id, uint64_t aura_handle) aura_req->op = NPA_AQ_INSTOP_WRITE; aura_req->aura.ena = 0; aura_req->aura_mask.ena = ~aura_req->aura_mask.ena; + aura_req->aura.bp_ena = 0; + aura_req->aura_mask.bp_ena = ~aura_req->aura_mask.bp_ena; rc = mbox_process(mbox); if (rc < 0) -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2023-10-22 22:17:37.088243400 +0800 +++ 0074-common-cnxk-fix-aura-disable-handling.patch 2023-10-22 22:17:34.296723700 +0800 @@ -1 +1 @@ -From b1c7a08b1afc838809ed196c177c5aac0ca63a21 Mon Sep 17 00:00:00 2001 +From 5dc2babce46dab04e67c6d4ce3ee8dcde0c5aa4c Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit b1c7a08b1afc838809ed196c177c5aac0ca63a21 ] @@ -11 +13,0 @@ -Cc: stable@dpdk.org @@ -20 +22 @@ -index e092b27ec3..1943bc5420 100644 +index ee42434c38..ce0b7e8a72 100644 @@ -23 +25 @@ -@@ -185,6 +185,8 @@ npa_aura_pool_fini(struct mbox *m_box, uint32_t aura_id, uint64_t aura_handle) +@@ -115,6 +115,8 @@ npa_aura_pool_fini(struct mbox *mbox, uint32_t aura_id, uint64_t aura_handle)