From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E2D93433D8 for ; Mon, 11 Dec 2023 11:13:52 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id DD20040FDE; Mon, 11 Dec 2023 11:13:52 +0100 (CET) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2048.outbound.protection.outlook.com [40.107.223.48]) by mails.dpdk.org (Postfix) with ESMTP id 49BB2402E9 for ; Mon, 11 Dec 2023 11:13:51 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hu7DcI+eVYTO4aBSFYfKovDh4mPZZ+p6DnfiHRKX7LG5XAdbXcQRXZSv82bRbDZ5rKT1driy3xL7QK8x2CLknds+GRrdn2MbyFbWwMVJ+nfZuTQBhTdgxFt0tWrvk4hj+DocwVn3pq3xJ3YuhcW/ze6J2IRxuXnM49tcMP+ln3jhczkKbQTSF9JzDN5MznzKPxXCMpxNtg4e53dCFYcPgCGkIfemz4GSJQD0pBBt9jq6++OknYgpBnld0ip7/DN8aYouBf/21BVV60g/iDx7PTWGDEqO3XiKvnlkNNahip4l/iG8YyPfBoP4FJFgFws+1CJSlzoyIR6Yv4/tkhxEVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=4SI7bGUZAMaf776vWO+y1fxoSLSDMTX1fy4rIJpZnts=; b=QsUq3GGhAuAfV0FBD3jf8G/kZVQWTNBC9NoxQ3M/DoF1YedfEvN3F47qcegdIycY+b+D5Mn0UJSpEIXBbqPl/y25J9PHFxuqHfmity4QEkN3MGCLaCHjO/3lP79NhLlrgJ6tXSr/W4un2ZzoQtLHVV8MlMaJwLo5d8K5pPUgPInFIPx8MDsg59HA367u3BASxOoTHIcbqvnJQZ5OOTr0OX4AGR95QpRnpm86c+TDu8ukDuKoG5OSvyfsJxSIQ/xLahKAJrRHLmH0qxb8sS9+QXSAvJTCsLnbLGgTMrZALtViA9UVjTbaQ4skR9NYvHORcaFlom3JLkyM1O0S7bOc3A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=4SI7bGUZAMaf776vWO+y1fxoSLSDMTX1fy4rIJpZnts=; b=PXn7yNc2J6+pJH0hAo1zkQVjrZ9bromG9lyi5EXWtExDEad48Mxm/5MqxlULClwGxMSO9E0LjeRU3t6dIc373wExLYhZRY0yUz2R98u9lbJuUvCzmJUsIgiBe3liQxwzkUgt8p8wPMm6jep0wLp7EmOwjaKO2GNGa4bB74eNVEewAv0YWERp+xEJhcEQsmSCv93WHbU50pzP1S+kzi7ZNKrWtWTiKhdbPs8LEk/nplpCj0J9+0p543+bFS+eUKkKcSOSDr2k+ZemnbC7Qs7vJ3KwbI2vGbTB/LGKVuw9gkHUXq7NF5ZX09sfld8bjnNkEC2tbhxeAZJpI6hdnWUk9g== Received: from DS7PR03CA0221.namprd03.prod.outlook.com (2603:10b6:5:3ba::16) by MW4PR12MB7168.namprd12.prod.outlook.com (2603:10b6:303:22d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.32; Mon, 11 Dec 2023 10:13:49 +0000 Received: from DS3PEPF000099DC.namprd04.prod.outlook.com (2603:10b6:5:3ba:cafe::56) by DS7PR03CA0221.outlook.office365.com (2603:10b6:5:3ba::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.32 via Frontend Transport; Mon, 11 Dec 2023 10:13:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DS3PEPF000099DC.mail.protection.outlook.com (10.167.17.198) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.18 via Frontend Transport; Mon, 11 Dec 2023 10:13:48 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Mon, 11 Dec 2023 02:13:37 -0800 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Mon, 11 Dec 2023 02:13:36 -0800 From: Xueming Li To: Kommula Shiva Shankar CC: Ashwin Sekhar T K , dpdk stable Subject: patch 'common/cnxk: fix pool buffer size in opaque mode' has been queued to stable release 22.11.4 Date: Mon, 11 Dec 2023 18:10:38 +0800 Message-ID: <20231211101226.2122-14-xuemingl@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231211101226.2122-1-xuemingl@nvidia.com> References: <20231022142250.10324-1-xuemingl@nvidia.com> <20231211101226.2122-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS3PEPF000099DC:EE_|MW4PR12MB7168:EE_ X-MS-Office365-Filtering-Correlation-Id: 9d2afd02-2e4e-4dc1-811e-08dbfa31ddc9 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: f1pWyqiFfqNiLdCfJsEq8am+GWnQMDotVdUKytKQuZTbmuUdpKhlLgwbFrBbm5tNGlhpFvQd3HH79EGsAYFqpiFOcbf3oflkDrn9lbeHgC7Ih/QQXyCmDAmQTbFxtH4n8abFoGV4qF2PpaUe9BBM0s9D/JqrVYD58D59aeKT3enpLFIX3ZqepJ0gxV5xMCXNGF+QqhffU5EQHEiJWoSuJ7MEQwDfSqJvK1tHoZUPrLtIWDj8EFs6vXkYXLuXtyscqA5qefR2Qs3WCSkLgrjxgGQo6Vzu7e2E6dRmT7rD9uQ2K6ixHUHZRIAaoFeVJ0CrXbKMBdHtZbSeYKjKjF6ZfVmQW24SvY1muQvTxt+IBwS77vsD0BTd286VE2QROIV/6oPeUUhu8S4RqNYnVR4mHiN5wrjWFmVT4gYNpxayatynvlFWvWqghbQiYBrxNnDOslBv3WI8n402t8FuhN4baTvkqMCQQKqv8wr6Ed7Cm6wcK4ha3ZIruH0yqBhRwSvKrI88gppORPd5ZrhfkubjEIum59tDBtMC5WKP7nWoQBd8eELQdta7x+q2nRx5+dPzJo8PSg8NSEtgF4EuKRDUmpDm9BtRDp/YfQuOELxsJIqmHuotPk6qPAdibqAoJycq2A3nE9EpyPATQWjrHrTRZw7d6UjOQf61id9q6nRqjhT8tRedmQSHXHVzEJ9DI83nue63llkSNhubaScVoAUa6hzHebSiIwt8DsmNm5sO0EaRsGouyDg3uh2PKk7dDJlobBcTE2iBOyhBe6Lc4NzU3w== X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(136003)(376002)(396003)(39860400002)(346002)(230922051799003)(64100799003)(1800799012)(82310400011)(186009)(451199024)(46966006)(36840700001)(40470700004)(86362001)(316002)(7636003)(356005)(40480700001)(82740400003)(40460700003)(36860700001)(55016003)(41300700001)(47076005)(6286002)(16526019)(336012)(26005)(4001150100001)(83380400001)(426003)(2616005)(1076003)(53546011)(36756003)(7696005)(966005)(2906002)(478600001)(70206006)(70586007)(6916009)(54906003)(8936002)(4326008)(8676002)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Dec 2023 10:13:48.2962 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9d2afd02-2e4e-4dc1-811e-08dbfa31ddc9 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS3PEPF000099DC.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR12MB7168 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 22.11.4 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/13/23. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=22.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=22.11-staging&id=780be398dc514a70ffb7a50eafb0d6dd66c7d5b6 Thanks. Xueming Li --- >From 780be398dc514a70ffb7a50eafb0d6dd66c7d5b6 Mon Sep 17 00:00:00 2001 From: Kommula Shiva Shankar Date: Fri, 13 Oct 2023 22:05:48 +0530 Subject: [PATCH] common/cnxk: fix pool buffer size in opaque mode Cc: Xueming Li [ upstream commit 95377ce2106eb8a7b560c93d38fe98af44813b5b ] Pool buffer size in opaque mode must always be set to 0. Fixes: f765f5611240 ("common/cnxk: add NPA pool HW operations") Signed-off-by: Kommula Shiva Shankar Signed-off-by: Ashwin Sekhar T K --- drivers/common/cnxk/roc_npa.c | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/drivers/common/cnxk/roc_npa.c b/drivers/common/cnxk/roc_npa.c index ce0b7e8a72..ea58030477 100644 --- a/drivers/common/cnxk/roc_npa.c +++ b/drivers/common/cnxk/roc_npa.c @@ -372,7 +372,11 @@ npa_aura_pool_pair_alloc(struct npa_lf *lf, const uint32_t block_size, /* Update pool fields */ pool->stack_base = mz->iova; pool->ena = 1; - pool->buf_size = block_size / ROC_ALIGN; + /* In opaque mode buffer size must be 0 */ + if (!pool->nat_align) + pool->buf_size = 0; + else + pool->buf_size = block_size / ROC_ALIGN; pool->stack_max_pages = stack_size; pool->shift = plt_log2_u32(block_count); pool->shift = pool->shift < 8 ? 0 : pool->shift - 8; -- 2.25.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2023-12-11 17:56:23.647659000 +0800 +++ 0013-common-cnxk-fix-pool-buffer-size-in-opaque-mode.patch 2023-12-11 17:56:22.887652300 +0800 @@ -1 +1 @@ -From 95377ce2106eb8a7b560c93d38fe98af44813b5b Mon Sep 17 00:00:00 2001 +From 780be398dc514a70ffb7a50eafb0d6dd66c7d5b6 Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 95377ce2106eb8a7b560c93d38fe98af44813b5b ] @@ -9 +11,0 @@ -Cc: stable@dpdk.org @@ -18 +20 @@ -index b76b8e2342..6c14c49901 100644 +index ce0b7e8a72..ea58030477 100644 @@ -21 +23 @@ -@@ -517,7 +517,11 @@ npa_aura_pool_pair_alloc(struct npa_lf *lf, const uint32_t block_size, +@@ -372,7 +372,11 @@ npa_aura_pool_pair_alloc(struct npa_lf *lf, const uint32_t block_size,